Sebastien Bourdeauducq
|
a824046bbc
|
Revert "sim/core: fix Cat bitshift"
This reverts commit 6d6f91a02b.
|
2015-10-19 16:08:42 +08:00 |
|
Sebastien Bourdeauducq
|
6d6f91a02b
|
sim/core: fix Cat bitshift
|
2015-10-19 16:07:45 +08:00 |
|
Sebastien Bourdeauducq
|
28962ff438
|
sim/core: truncate evaluated values before test in If
|
2015-10-19 15:58:21 +08:00 |
|
Sebastien Bourdeauducq
|
4acb7bc662
|
sim: support execution of nested statement lists (typo)
|
2015-10-15 13:53:04 +08:00 |
|
Sebastien Bourdeauducq
|
3b7f1264f1
|
sim: support execution of nested statement lists
|
2015-10-15 13:52:24 +08:00 |
|
Sebastien Bourdeauducq
|
e0899c1424
|
sim: make sure replaced memory signals are always in VCD signal set
|
2015-10-05 12:24:32 +08:00 |
|
Sebastien Bourdeauducq
|
808cf06add
|
fhdl: replace flen with len
|
2015-09-26 18:45:10 +08:00 |
|
Sebastien Bourdeauducq
|
8534562185
|
sim: fix slice assign
|
2015-09-22 20:33:44 +08:00 |
|
Sebastien Bourdeauducq
|
2c1553fea2
|
sim: insert resets, support ClockSignal and ResetSignal
|
2015-09-21 22:13:36 +08:00 |
|
Sebastien Bourdeauducq
|
99af825a5a
|
sim: drive clock signals
|
2015-09-21 21:53:41 +08:00 |
|
Sebastien Bourdeauducq
|
a67b4baa0c
|
sim: VCD output support
|
2015-09-21 21:20:31 +08:00 |