9a27465d1d
cores/clock/S6DCM: add expose_drp.
...
From LiteSDCard SDClockerS6.
2020-06-25 10:11:42 +02:00
d8aa9a42e4
software/bios/boot: improve printfs.
2020-06-25 09:58:08 +02:00
55e0193701
software/libase/memtest: improve printfs and add progress bar on data test.
2020-06-25 09:57:29 +02:00
497413664e
libbase/progress: reduce to 40 HASHES_PER_LINE.
2020-06-25 09:56:13 +02:00
52d7f59af5
software/liblitedram: remove DDRPHY_CMD_DELAY support (no longer useful).
2020-06-25 09:01:33 +02:00
07f145fdaf
software/liblitedram/sdram: remove SRAM hack.
...
We now have memtest bios functions to test memories and testing SRAM while used by the BIOS is probably not a good idea.
2020-06-25 08:58:01 +02:00
e2f9a82529
software/libbase/memtest: reorder functions.
2020-06-25 08:47:57 +02:00
00d1118d41
Merge pull request #575 from antmicro/jboc/memtest
...
Move memtest from liblitedram to libbase
2020-06-25 08:29:23 +02:00
3b084b284a
bios: move memtest from liblitedram to libbase
2020-06-24 14:53:18 +02:00
3a5aec6933
software/liblitesdcard: simplify, switch to DMAs, remove clocking/test functions.
2020-06-24 12:25:37 +02:00
fd4765e159
integration/soc: replace SDDataReader/SDDataWriter with DMAs.
2020-06-24 12:23:35 +02:00
bc64e35480
soc/cores: add simple DMA with WishboneDMAReader/WishboneDMAWriter.
2020-06-24 12:22:44 +02:00
d7cc7d2ac6
platforms/genesys2: add usb_fifo.
2020-06-23 18:01:51 +02:00
309eda4246
litex_term: keep and reduce inter-frame delay to 1e-5.
...
Removing it completely would require revisiting the gateware/firmware code of the
UART. Since this is use for test purpose only and already allow > 600KB/s upload
speed, keeping it is acceptable.
2020-06-23 17:20:12 +02:00
64589cfd2b
soc/cores/uart/FT245: only use Asynchronous FIFO (Synchronous FIFO requires a software configuration).
2020-06-23 16:53:17 +02:00
0780b629a9
soc/cores/usb_fifo: cleanup and reduce fifo_depth (provide similar throughput when used as UART).
2020-06-23 16:51:24 +02:00
52b51e1e98
CHANGES: update.
2020-06-23 12:50:20 +02:00
d59cec5acc
software: use a single crt0 (deprecate crt0-ctr/crt0-xip) and avoid unnecessary defines.
...
Since https://github.com/enjoy-digital/litex/issues/566 , crt0-ctr and crt0-xip are now similiar
so we can get back to a single crt0 and remove the defines that were generated to distinguish
the different cases.
Since LiteX/MiSoC have diverged and are no longer compatible, we also no longer need to generate
the LiteX flag.
2020-06-23 12:41:48 +02:00
384646c6be
platforms/genesys2: use openocd_genesys2.cfg.
2020-06-23 11:58:36 +02:00
e92efc1ac5
platforms/kcu105: add sdcard/spisdcard.
2020-06-23 11:54:33 +02:00
35b04658a6
genesys2: add sdcard/spisdcard.
2020-06-23 11:54:16 +02:00
d53a51c550
platforms/netv2: add spisdcard.
2020-06-23 11:54:05 +02:00
c895586461
platforms/k705: rename mmc to sdcard and make it similar to other boards.
2020-06-23 10:57:43 +02:00
02908c51b3
cpu/lm32: fix config include paths.
...
Was broken since the switch to python data modules.
2020-06-23 09:47:04 +02:00
b1fe3140d7
bios/main: enable sdcardboot in boot_sequence with litesdcard.
2020-06-22 21:57:00 +02:00
847a5fcff4
software/liblitesdcard/sdcard: boot with FatFs working (hacky).
...
Tested with Linux-on-LiteX-Vexriscv on Trellisboard with 10MHz clock.
2020-06-22 21:33:17 +02:00
5b2f9c244d
cores/cpu/microwatt: revert setup stack and fix missing subi %r1,%r1,0x100 (thanks ozbenh).
...
Tested with powerpc64le-buildroot-linux-gnu-gcc.br_real (Buildroot 2020.02-00011-g7ea8a52) 8.4.0.
2020-06-22 17:09:55 +02:00
0c0689f444
wishbone/DownConverter: fix read datapath when access is skipped because sel = 0.
...
We also need to shift dat_r when acess is skipped.
2020-06-22 13:37:14 +02:00
84617b585b
cores/cpu/microwatt: temporary revert crt0.S/setup stack.
...
lxsim --cpu-type=microwatt --cpu-variant=standard+ghdl no longer working otherwise.
2020-06-22 11:36:19 +02:00
e32e8c069b
Merge pull request #573 from ozbenh/bios-data
...
software/microwatt: Fix copying data to RAM and clearing BSS
2020-06-22 10:44:33 +02:00
28ea4b3f4c
software/microwatt: Fix copying data to RAM and clearing BSS
...
This also makes us use the "small" memory model to avoid having to
use more complex constructs and adds the TOC to the linker script
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2020-06-21 19:35:04 +10:00
13e0852af4
tools/litex_server: set socket option flags separately (required for Mac OS X).
2020-06-20 22:20:29 +02:00
efa41fd6bb
litex_sim: simplify a bit ethernet+etherbone.
2020-06-20 09:15:56 +02:00
b0b37b4cb9
soc/cores/spi: make cs/loopback CSR optional.
...
Useful for API retro-compatibility.
2020-06-19 14:17:30 +02:00
05cb5f96a1
bios/boot: rewrite ROM boot description.
2020-06-18 12:56:29 +02:00
bdcccb9216
Merge pull request #569 from gsomlo/gls-mor1kx-data-init
...
cpu/mor1kx: fix .data initialization (follow-up to PR #567 )
2020-06-18 08:43:20 +02:00
4cab38fa5b
Merge pull request #570 from gsomlo/gls-sdcard-lazy-init
...
liblitesdcard/[spi]sdcard: avoid redundant (re-)initialization
2020-06-18 08:42:44 +02:00
9ad45a6932
liblitesdcard/[spi]sdcard: avoid redundant (re-)initialization
2020-06-17 17:21:33 -04:00
e96cfbbc83
cpu/mor1kx: fix .data initialization (follow-up to PR #567 )
2020-06-16 20:28:57 -04:00
aa0cd21378
Merge pull request #565 from gsomlo/gls-cosmetic-spi-fat
...
post-FatFs cleanup
2020-06-16 21:49:15 +02:00
05d4756eff
Merge pull request #567 from zyp/fix_data_segment
...
bios/linker: Place .data in sram with initial copy in rom.
2020-06-16 21:45:17 +02:00
b0f7611258
platforms/arty: move sdcard_pmod_io to JD.
2020-06-16 20:17:15 +02:00
c3ed802526
Merge pull request #568 from sergachev/master
...
build/sim/core/modules: fix compilation warnings
2020-06-16 17:34:50 +02:00
3610b066c2
build/sim/core/modules: fix compilation warnings
2020-06-16 01:06:11 +02:00
5d9d99c0c2
liblitesdcard/sdcard: streamline initialization (cosmetic)
...
Also, s/spisdcardstatus/sdcardstatus/g (this is *not* the SPI version).
2020-06-15 15:31:41 -04:00
c05d0f1966
liblitesdcard/spisdcard: streamline initialization (cosmetic).
2020-06-15 15:24:40 -04:00
27fcddb209
soc_core: Increase sram size default to 8k.
2020-06-15 21:18:26 +02:00
9c68d71503
bios/linker: Place .data in sram with initial copy in rom.
2020-06-15 16:24:53 +02:00
336896603f
bios/linker: Place .got in .rodata.
2020-06-15 16:04:02 +02:00
7d5ca3f926
bios/boot: addresses should use 'unsigned long'
2020-06-13 21:31:49 -04:00
Florent Kermarrec
Jędrzej Boczar
Benjamin Herrenschmidt
Gabriel Somlo
Ilia Sergachev
Vegard Storheil Eriksen