Sebastien Bourdeauducq
|
ce51653381
|
s6ddrphy: generate DQ/DQS/DM OE
|
2012-02-20 16:13:56 +01:00 |
|
Sebastien Bourdeauducq
|
cbc3b7fa83
|
s6ddrphy: DQ/DQS/DM SERDES
|
2012-02-20 13:45:57 +01:00 |
|
Sebastien Bourdeauducq
|
4c1e18a9b5
|
s6ddrphy: clock, address and command
|
2012-02-19 20:49:56 +01:00 |
|
Sebastien Bourdeauducq
|
f35cd4a85b
|
Prepare for new DDR PHY
|
2012-02-19 18:43:42 +01:00 |
|
Sebastien Bourdeauducq
|
cdd58e023b
|
s6ddrphy: use single-ended DQS
|
2012-02-17 10:53:58 +01:00 |
|
Sebastien Bourdeauducq
|
72f9af9d90
|
Generate all clocks for the DDR PHY
|
2012-02-16 18:02:37 +01:00 |
|
Sebastien Bourdeauducq
|
1368b666df
|
s6ddrphy: prepare quilt
|
2012-02-14 15:52:39 +01:00 |
|
Sebastien Bourdeauducq
|
b6b1901bb8
|
LM32: make IP read-only and interrupt lines level-sensitive
|
2012-02-07 00:07:12 +01:00 |
|
Sebastien Bourdeauducq
|
6664af73d1
|
uart: new design using FHDL and bank (TX only, incomplete)
|
2011-12-18 00:29:37 +01:00 |
|
Sebastien Bourdeauducq
|
bb21f7584a
|
32-device, 8-bit CSR bus
|
2011-12-17 15:54:42 +01:00 |
|
Sebastien Bourdeauducq
|
411e1af980
|
Proper reset generation
|
2011-12-16 22:25:26 +01:00 |
|
Sebastien Bourdeauducq
|
b487e99bcf
|
Initial import
|
2011-12-13 17:33:12 +01:00 |