picorv32/dhrystone/testbench_nola.v

96 lines
2.0 KiB
Coq
Raw Normal View History

// A version of the dhrystone test bench that isn't using the look-ahead interface
2016-09-03 01:16:59 -04:00
`timescale 1 ns / 1 ps
module testbench;
reg clk = 1;
reg resetn = 0;
wire trap;
always #5 clk = ~clk;
initial begin
repeat (100) @(posedge clk);
resetn <= 1;
end
wire mem_valid;
wire mem_instr;
reg mem_ready;
wire [31:0] mem_addr;
wire [31:0] mem_wdata;
wire [3:0] mem_wstrb;
reg [31:0] mem_rdata;
picorv32 #(
.BARREL_SHIFTER(1),
.ENABLE_FAST_MUL(1),
.ENABLE_DIV(1),
.PROGADDR_RESET('h10000),
.STACKADDR('h10000)
) uut (
.clk (clk ),
.resetn (resetn ),
.trap (trap ),
.mem_valid (mem_valid ),
.mem_instr (mem_instr ),
.mem_ready (mem_ready ),
.mem_addr (mem_addr ),
.mem_wdata (mem_wdata ),
.mem_wstrb (mem_wstrb ),
.mem_rdata (mem_rdata )
2016-09-03 01:16:59 -04:00
);
reg [7:0] memory [0:256*1024-1];
initial $readmemh("dhry.hex", memory);
always @(posedge clk) begin
2016-09-03 11:30:16 -04:00
mem_ready <= 1'b0;
2016-09-03 01:16:59 -04:00
2016-09-03 11:30:16 -04:00
mem_rdata[ 7: 0] <= 'bx;
mem_rdata[15: 8] <= 'bx;
mem_rdata[23:16] <= 'bx;
mem_rdata[31:24] <= 'bx;
2016-09-03 01:16:59 -04:00
if (mem_valid & !mem_ready) begin
2016-09-03 11:30:16 -04:00
if (|mem_wstrb) begin
mem_ready <= 1'b1;
2016-09-03 01:16:59 -04:00
2016-09-03 11:30:16 -04:00
case (mem_addr)
32'h1000_0000: begin
$write("%c", mem_wdata);
$fflush();
end
default: begin
if (mem_wstrb[0]) memory[mem_addr + 0] <= mem_wdata[ 7: 0];
if (mem_wstrb[1]) memory[mem_addr + 1] <= mem_wdata[15: 8];
if (mem_wstrb[2]) memory[mem_addr + 2] <= mem_wdata[23:16];
if (mem_wstrb[3]) memory[mem_addr + 3] <= mem_wdata[31:24];
end
endcase
end
else begin
mem_ready <= 1'b1;
2016-09-03 01:16:59 -04:00
2016-09-03 11:30:16 -04:00
mem_rdata[ 7: 0] <= memory[mem_addr + 0];
mem_rdata[15: 8] <= memory[mem_addr + 1];
mem_rdata[23:16] <= memory[mem_addr + 2];
mem_rdata[31:24] <= memory[mem_addr + 3];
end
2016-09-03 01:16:59 -04:00
end
end
initial begin
$dumpfile("testbench_nola.vcd");
2016-09-03 01:16:59 -04:00
$dumpvars(0, testbench);
end
always @(posedge clk) begin
if (resetn && trap) begin
repeat (10) @(posedge clk);
$display("TRAP");
$finish;
end
end
endmodule