Peter McGoron
69f16264dd
add assertions
2023-04-02 21:25:19 +00:00
Peter McGoron
66ea3ca0ea
waveform.v
...
fix potential hang in waveform.v
2023-04-02 21:20:26 +00:00
Peter McGoron
a7da03f4b9
fix generate_csr_locations.py
2023-03-20 15:07:52 -04:00
Peter McGoron
908be977f5
merge
2023-03-20 17:59:37 +00:00
Peter McGoron
f90348aff9
arty.xdc for synth test
2023-03-20 13:58:35 -04:00
Peter McGoron
0259523d20
add yosys synth test for control loop
2023-03-20 13:57:42 -04:00
Peter McGoron
93c92b9f55
add test scripts for synthesizing ram fifo
2023-03-20 13:57:15 -04:00
Peter McGoron
368bbb6e2b
update generate_csr_locations
2023-03-16 18:53:37 +00:00
Peter McGoron
50ef091578
move preprocessed generation to common makefile
2023-03-16 16:32:03 +00:00
Peter McGoron
55fc252382
pass yosys
2023-03-15 17:08:55 -04:00
Peter McGoron
fbbd41c95e
codegen
2023-03-15 14:57:22 -04:00
Peter McGoron
ca8078f9d6
quick hack: pre-prepreprocess verilog files
2023-03-15 18:47:20 +00:00
Peter McGoron
411c0c52c1
add control_loop_cmds header generators
2023-03-15 18:30:30 +00:00
Peter McGoron
953e42b80c
change control_loop to m4 scripts, add common makefile
2023-03-15 18:30:08 +00:00
Peter McGoron
7af907ffb4
soc.py: fix syntax errors
2023-03-15 03:04:27 -04:00
Peter McGoron
fefa6409cf
soc.py: add missing waveform pins
2023-03-15 06:30:59 +00:00
Peter McGoron
0f40b2cd95
base: add new waveform pins
2023-03-15 06:29:19 +00:00
Peter McGoron
4142a0a1b4
simulate waveform.v
2023-03-15 06:24:28 +00:00
Peter McGoron
c8f2cf1f7a
spi_switch: fix dangling else
2023-03-14 15:43:34 +00:00
Peter McGoron
90a49b6091
test and simulate spi_switch
2023-03-14 15:42:41 +00:00
Peter McGoron
36e5b964d5
lint base.v
2023-03-14 04:06:42 +00:00
Peter McGoron
d198273155
add base.m4
2023-03-14 01:40:17 +00:00
Peter McGoron
eadf374cd0
lint waveform.v
2023-03-10 22:59:26 +00:00
Peter McGoron
295eb8fad8
add base.v
2023-03-09 04:17:41 +00:00
Peter McGoron
89938a2ff6
move autoapproach to possibly useful waveform module: not yet tested
2023-03-03 18:30:00 +00:00
Peter McGoron
05f8878751
add submodules and switch
2023-03-03 08:06:50 +00:00
Peter McGoron
3a4224ff5b
merge
2023-02-25 21:17:18 +00:00
Peter McGoron
92091d0982
stuff
2023-02-25 21:17:04 +00:00
556db1f361
Add files via upload
...
Verilog signal propagation testbench for the intsat module
2023-01-30 14:09:49 -05:00
Peter McGoron
f88e0ef15c
Merge branch 'master' of ssh://github.com/phm19a/upsilon
2023-01-30 13:54:58 +00:00
Peter McGoron
b3a79f41ec
refactoring: move dma simulation to verilog
2023-01-30 13:54:17 +00:00
Peter McGoron
4afc655104
more refactoring
2023-01-30 13:07:34 +00:00
822e2d4a77
Added more comments to file
2023-01-29 16:31:15 -05:00
f3e8415171
Added Menu to control_loop_sim.cpp
...
I was able to add the menu to the file and I fixed some bugs that came up.
For some reason the seed value (a.k.a. P value) does not accept strings or char values so I left the set_value
as is and same for the I value I don't know what the value is that is within the set_value. But everything seems
to work the way it's intended to.
2023-01-29 16:25:24 -05:00
Peter McGoron
195a9c5042
boilerplate.cpp: remove
2023-01-28 00:25:09 +00:00
Peter McGoron
c7dadc5681
bram: more refactor
2023-01-27 22:58:29 +00:00
Peter McGoron
285b6d9501
refactor bram interface simulation
2023-01-27 22:27:20 +00:00
Peter McGoron
c68027f24f
Merge branch 'master' of ssh://github.com/phm19a/upsilon
2023-01-23 05:00:08 +00:00
Peter McGoron
b1ba3434cf
autoapproach: add reset test to bram
2023-01-23 04:58:38 +00:00
Peter McGoron
65b1436e0b
autoapproach: test refreshing bram
2023-01-23 04:47:12 +00:00
Peter McGoron
034f76da41
autoapproach: add bram and test
2023-01-23 04:43:51 +00:00
00ac3e03dc
Added comments
...
I added a few comments to review what I have to change and what I need to start coding.
2023-01-20 15:24:24 -05:00
Peter McGoron
7ceaa730d9
remove hardcoded P and I changes
2023-01-12 19:19:19 +00:00
Peter McGoron
6604e35b89
autoapproach draft #1
2022-12-28 19:32:35 +00:00
Peter McGoron
96e9a3d043
raster simulate
2022-12-23 20:22:48 +00:00
Peter McGoron
013774e28b
raster_sim: rewrite to fit new module definitions
2022-12-21 05:56:49 +00:00
Peter McGoron
a79ace9568
raster_cmds: add
2022-12-21 05:24:33 +00:00
Peter McGoron
a918d74f05
introduce control interface; pack adc_data bits into large vector instead of an array
2022-12-21 05:16:15 +00:00
Peter McGoron
ac0ed9e2a7
yosys does not support input arrays
2022-12-20 06:25:45 +00:00
Peter McGoron
a2acccbca6
misc
2022-12-20 06:07:54 +00:00
Peter McGoron
Shell-ac
NickAA