Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
610 Commits 6 Branches 14 Tags 3.6 MiB
Commit Graph

610 Commits

Author SHA1 Message Date
Florent Kermarrec f3f0486990 CONTRIBUTORS: Update. 2023-11-10 10:41:51 +01:00
enjoy-digital fc190e8f7b
Merge pull request #149 from trabucayre/etherbone_hybrid 
core/__init__: LiteEthUDPIPCore, LiteEthIPCore: expose interface & endianness at LiteEthUDPIPCore constructor. LiteEthIPCore: don't hardcode interface, pass macaddr and endianness to LiteEthMAC
 2023-10-23 18:33:46 +02:00
Gwenhael Goavec-Merou daf1a1ac63 core/__init__: LiteEthUDPIPCore, LiteEthIPCore: expose interface & endianness at LiteEthUDPIPCore constructor. LiteEthIPCore: don't hardcode interface, pass macaddr and endianness to LiteEthMAC 2023-10-23 16:18:28 +02:00
Florent Kermarrec 09d31b5af8 core/arp: Fix mem_wr_port alias direction. 2023-10-13 14:31:03 +02:00
Florent Kermarrec 9d13f612c1 core/arp: Fix missing set of response.mac_address in UPDATE_TABLE and reset update_count at the end of CLEAR state. 
Fixes #147.
 2023-10-11 09:09:02 +02:00
Florent Kermarrec e784bf8fd3 core/arp: Use signals for alias to simplify debug. 2023-10-11 09:03:19 +02:00
Florent Kermarrec 79600f954a mac/sram: Minor cleanup by directly using port instead of ports[n] in the loop. 2023-10-10 14:55:26 +02:00
Gwenhael Goavec-Merou 8b2bd00a95 mac/sram: LiteEthMACSRAMReader: force READ_FIRST for mems ports (fix tx packet corruption for efinix trion/titanium) 2023-10-10 14:49:44 +02:00
Florent Kermarrec 42772f4388 setup.py: Update to 2023.08. 2023-09-18 08:42:17 +02:00
Florent Kermarrec a6775fe1af phy/efinix: Use new LiteX's ClkInput/Output abstraction to simplify code/avoid duplications. 2023-09-12 09:34:43 +02:00
Florent Kermarrec 618f20b603 phy/efinix: Fix i/n conflict. 2023-09-11 11:11:43 +02:00
Florent Kermarrec 41ad929b36 phy/efinix: Avoid manual PLL numbering and add auto-numbering for auto_eth names. 2023-09-11 10:43:50 +02:00
Florent Kermarrec 44f739afe2 phy/trionrgmii: Update from titaniumrgmii (untested). 2023-09-07 14:24:13 +02:00
Florent Kermarrec 3a617034dc phy/titaniumrgmii: Simplify and fix, now working on Ti60F225 dev kit + RGMII adapter. 
- Only keep DDIO mode for TX.
- Adjust rx_ctl logic.
- Generate eth_rx_clk from PLL.
- Remove useless/duplicate sdc command (now handled by PLL).
 2023-09-07 13:54:56 +02:00
Florent Kermarrec 28fc02bb30 core/dhcp: Minor review/cleanup. Remove comment on counter optimization since does not seems to be implemented. 2023-09-03 19:44:49 +02:00
enjoy-digital 936b6348e5
Merge pull request #145 from rowanG077/dhcp/tx-opt 
core/dhcp.py: tx FSM optimizations
 2023-09-03 19:32:09 +02:00
rowanG077 f0a905c815 core/dhcp.py: tx FSM optimizations 2023-09-03 19:18:18 +02:00
Florent Kermarrec b491d5078c phy/a7_2500basex: Update copyright/minor cleanup. 2023-09-01 12:56:20 +02:00
enjoy-digital 42c7e0eea2
Merge pull request #143 from Icenowy/gw5rgmii 
phy: add initial GW5RGMII (RGMII for Gowin Arora V series)
 2023-09-01 12:13:57 +02:00
enjoy-digital da3c69c0b5
Merge pull request #146 from cyntem/master 
Artix 7 2500BASE-X
 2023-09-01 12:11:30 +02:00
Sergey Razumov 9a904fb8dc Artix 7 2500BASE-X 2023-08-31 11:04:14 +03:00
Gwenhael Goavec-Merou 23035e7c63 phy/rmii: merging cd_eth_rx, cd_eth_tx and clock pads when refclk_cd is None 2023-08-30 19:46:26 +02:00
Florent Kermarrec 0f055b1c0f phy/efinix: IO exclusion on DDROutput/Input now directly done in LiteX. 2023-08-30 18:09:45 +02:00
Florent Kermarrec 8436d775f6 phy/efinix: Switch to new DDROutput/Input now supported in LiteX for Efinix. 2023-08-30 11:30:29 +02:00
Florent Kermarrec b201aeb083 phy/efinix: Directly exclude IOs when primitive is used, avoid having to do it in user design. 2023-08-30 08:54:46 +02:00
Icenowy Zheng ab93bc8ed1 phy: add initial GW5RGMII (RGMII for Gowin Arora V series) 
Tested on Sipeed Tang Mega 138K ES (GW5AT-138 ES).

Signed-off-by: Icenowy Zheng <uwu@icenowy.me>
 2023-08-15 11:10:28 +08:00
Florent Kermarrec f0c876ca77 core/arp: Only increment clear_timer in IDLE state and change timeout to 1s. 2023-08-02 14:54:32 +02:00
Florent Kermarrec cb1e1932b3 global: Use new WaitTimer integrated cast to int. 2023-08-01 14:42:16 +02:00
enjoy-digital 16224432d9
Merge pull request #142 from enjoy-digital/arp_table 
Simplify ARP and add proper multi-entry ARP Table.
 2023-07-31 18:03:25 +02:00
Florent Kermarrec ea45c8704f core/arp: Add enable signals for Cache/Clear for optional external control. 2023-07-31 17:26:58 +02:00
Florent Kermarrec c5b53326bb core/arp: Add clear timer to clear cache periodically and minor cleanups. 2023-07-31 16:57:42 +02:00
Florent Kermarrec b74618d1ed core/arp: Switch LiteEthARPCache to a proper Memory and allow multiple entries. 2023-07-31 16:15:10 +02:00
Florent Kermarrec dc7ed0de6f core/arp: Move ARP cache logic to LiteEthARPCache and define interfaces. 2023-07-31 14:46:16 +02:00
Florent Kermarrec fba8925f60 core/arp: Another FSM simplification pass. 2023-07-31 14:15:28 +02:00
Florent Kermarrec 4327adcab4 core/arp: Simplify FSM CHECK_TABLE state. 2023-07-31 12:04:34 +02:00
Florent Kermarrec f33d5b5959 core/arp: Add CHECK_REQUEST state to generate failed response if so and simplify FSM. 2023-07-31 11:45:13 +02:00
Florent Kermarrec 538a4e407c core/arp: Cosmetic cleanups. 2023-07-31 11:23:12 +02:00
Florent Kermarrec fc4ed41dcf core/arp: Simplify request_pending. 2023-07-31 11:16:19 +02:00
Florent Kermarrec 4dbcb53411 core/arp: Simplify request_counter/timer. 2023-07-31 11:12:58 +02:00
Florent Kermarrec 0abd3fa9fc core/arp: Simplify request_ip_address. 2023-07-31 11:00:31 +02:00
Florent Kermarrec df053ae739 phy/trionrgmii: Add missing with_reset. 2023-07-27 15:01:10 +02:00
Florent Kermarrec 39fe055c19 core/arp: Allow clk_freq to be passed as float. 2023-07-25 14:13:02 +02:00
enjoy-digital 32de4f041e
Merge pull request #137 from rowanG077/udpraw 
gen.py: Add UDP raw mode
 2023-07-21 15:05:24 +02:00
Florent Kermarrec eb63b771a7 frontend/stream/LiteEthStream2UDPTX: Latch ip_address/udp_port in Idle state. 
Useful when ip_address/udp_port are dynamic signals.
 2023-07-18 16:38:13 +02:00
rowanG077 b8745ff99a gen.py: Add UDP raw mode 2023-07-10 17:18:45 +02:00
Florent Kermarrec 64cceb24b1 liteeth_gen: Expose reset. 2023-07-10 12:59:17 +02:00
Florent Kermarrec 7537dcb0fc phy/100basex: Rename crg_reset to reset. 2023-07-10 12:58:55 +02:00
Florent Kermarrec 0d89c59c89 core/icmp/LiteEthICMPEcho: Verify packet length before storing in buffer and drop if too long for configurated depth. 2023-07-10 11:13:52 +02:00
Florent Kermarrec 31893a2d25 core/icmp: Add fifo_depth parameter. 2023-07-10 10:58:34 +02:00
Florent Kermarrec 01bdf0de07 frontend/etherbone: Switch to LiteXModule. 2023-07-10 10:37:00 +02:00