Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
litex-boards/litex_boards/targets
History
Dave Marples f79a010a29 Addition of flash for colorlight board 2020-04-14 14:37:56 +01:00
..
README.colorlight_5a_75b Addition of USB ACM for ECP5 2020-04-14 13:53:46 +01:00
README.ulx3s Addition of USB ACM for ECP5 2020-04-14 13:53:46 +01:00
__init__.py Avoid Official/Partner/Community differentiation: use same directory for all platforms/targets. 2020-02-03 09:36:30 +01:00
ac701.py targets: switch to add_ethernet method instead of EthernetSoC. 2020-03-21 18:29:52 +01:00
aller.py targets: update PCIe on Numato targets. 2020-03-25 11:53:52 +01:00
arty.py targets: switch to add_etherbone method. 2020-03-21 21:40:45 +01:00
arty_s7.py arty_s7: fix copyrights, rename to arty_s7, various minor changes to make it similar to others targets. 2020-04-13 15:20:36 +02:00
bit_to_flash.py Addition of flash for colorlight board 2020-04-14 14:37:56 +01:00
c10lprefkit.py targets/c10lprefkit: use Cyclone10LPPLL, remove 50MHz limitation. 2020-04-08 08:34:59 +02:00
camlink_4k.py targets/add_constant: avoid specifying value when value is None (=default) 2020-03-26 09:47:22 +01:00
colorlight_5a_75b.py Addition of flash for colorlight board 2020-04-14 14:37:56 +01:00
de0nano.py targets: use DDROutput on sdram_clock and similar configuration for all SDRAM targets. 2020-04-10 14:43:04 +02:00
de1soc.py targets: use DDROutput on sdram_clock and similar configuration for all SDRAM targets. 2020-04-10 14:43:04 +02:00
de2_115.py targets: use DDROutput on sdram_clock and similar configuration for all SDRAM targets. 2020-04-10 14:43:04 +02:00
de10lite.py targets: use DDROutput on sdram_clock and similar configuration for all SDRAM targets. 2020-04-10 14:43:04 +02:00
de10nano.py targets: use DDROutput on sdram_clock and similar configuration for all SDRAM targets. 2020-04-10 14:43:04 +02:00
ecp5_evn.py targets/ecp5: make sure all BaseSoC/EthernetSoc default to trellis. 2020-03-05 10:57:59 +01:00
fomu.py Changed wrong imports for fomu board. 2020-02-12 12:40:07 +01:00
genesys2.py targets: switch to add_etherbone method. 2020-03-21 21:40:45 +01:00
hadbadge.py targets: use DDROutput on sdram_clock and similar configuration for all SDRAM targets. 2020-04-10 14:43:04 +02:00
icebreaker.py targets/icebreaker: use simplified version closer to the others targets. 2020-03-13 09:43:43 +01:00
kc705.py targets: switch to add_ethernet method instead of EthernetSoC. 2020-03-21 18:29:52 +01:00
kcu105.py targets/add_constant: avoid specifying value when value is None (=default) 2020-03-26 09:47:22 +01:00
kx2.py targets: switch to SoCCore/add_sdram instead of SoCSDRAM. 2020-03-21 12:43:39 +01:00
linsn_rv901t.py targets: use DDROutput on sdram_clock and similar configuration for all SDRAM targets. 2020-04-10 14:43:04 +02:00
mercury_xu5.py targets/add_constant: avoid specifying value when value is None (=default) 2020-03-26 09:47:22 +01:00
mimas_a7.py targets: switch to add_ethernet method instead of EthernetSoC. 2020-03-21 18:29:52 +01:00
minispartan6.py targets: use DDROutput on sdram_clock and similar configuration for all SDRAM targets. 2020-04-10 14:43:04 +02:00
nereid.py targets: update PCIe on Numato targets. 2020-03-25 11:53:52 +01:00
netv2.py targets: switch to add_ethernet method instead of EthernetSoC. 2020-03-21 18:29:52 +01:00
nexys4ddr.py targets: switch to add_ethernet method instead of EthernetSoC. 2020-03-21 18:29:52 +01:00
nexys_video.py targets: switch to add_ethernet method instead of EthernetSoC. 2020-03-21 18:29:52 +01:00
orangecrab.py targets/add_constant: avoid specifying value when value is None (=default) 2020-03-26 09:47:22 +01:00
pipistrello.py targets: switch to SoCCore/add_sdram instead of SoCSDRAM. 2020-03-21 12:43:39 +01:00
simple.py targets/simple: use CRG from litex.build. 2020-04-10 10:26:19 +02:00
tagus.py targets: update PCIe on Numato targets. 2020-03-25 11:53:52 +01:00
trellisboard.py targets/add_constant: avoid specifying value when value is None (=default) 2020-03-26 09:47:22 +01:00
ulx3s.py Addition of USB ACM for ECP5 2020-04-14 13:53:46 +01:00
vc707.py targets: switch to SoCCore/add_sdram instead of SoCSDRAM. 2020-03-21 12:43:39 +01:00
vcu118.py targets/vcu118: fix clk500 typo. 2020-04-07 13:53:22 +02:00
versa_ecp5.py targets/add_constant: avoid specifying value when value is None (=default) 2020-03-26 09:47:22 +01:00
zcu104.py zcu104: add fully working SO-DIMM config 2020-03-26 16:37:11 +01:00

README.ulx3s 

USB
===
USB support has been integrated and tested for V3.0.3 this board. Revisions
higher than this should be supported. The USB connection is on US2.

To build with usb support just do;

./ulx3s.py --uart-name=usb_cdc

The USB Serial connection will appear as /dev/ttyACMx, or equivalent on your OS.