litex/misoc/targets/simple.py

48 lines
1.5 KiB
Python
Raw Normal View History

2015-09-22 12:36:47 -04:00
from migen import *
from migen.genlib.io import CRG
2015-09-25 06:43:20 -04:00
from misoc.cores.liteeth_mini.phy import LiteEthPHY
from misoc.cores.liteeth_mini.mac import LiteEthMAC
from misoc.integration.soc_core import SoCCore, mem_decoder
2015-04-13 10:47:22 -04:00
2015-09-25 06:43:20 -04:00
class BaseSoC(SoCCore):
def __init__(self, platform, **kwargs):
2015-09-25 06:43:20 -04:00
SoCCore.__init__(self, platform,
clk_freq=int((1/(platform.default_clk_period))*1000000000),
integrated_rom_size=0x8000,
integrated_main_ram_size=16*1024,
**kwargs)
self.submodules.crg = CRG(platform.request(platform.default_clk_name))
2015-04-13 10:47:22 -04:00
2015-03-06 04:10:58 -05:00
class MiniSoC(BaseSoC):
csr_map = {
2015-04-13 11:16:12 -04:00
"ethphy": 20,
"ethmac": 21
}
csr_map.update(BaseSoC.csr_map)
interrupt_map = {
2015-04-13 11:16:12 -04:00
"ethmac": 2,
}
interrupt_map.update(BaseSoC.interrupt_map)
mem_map = {
2015-04-13 11:16:12 -04:00
"ethmac": 0x30000000, # (shadow @0xb0000000)
}
mem_map.update(BaseSoC.mem_map)
def __init__(self, platform, **kwargs):
BaseSoC.__init__(self, platform, **kwargs)
self.submodules.ethphy = LiteEthPHY(platform.request("eth_clocks"),
platform.request("eth"))
self.submodules.ethmac = LiteEthMAC(phy=self.ethphy, dw=32,
interface="wishbone",
with_preamble_crc=False)
self.add_wb_slave(mem_decoder(self.mem_map["ethmac"]), self.ethmac.bus)
self.add_memory_region("ethmac", self.mem_map["ethmac"] | self.shadow_base, 0x2000)
2015-03-06 04:10:58 -05:00
default_subtarget = BaseSoC