Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

Merge pull request #370 from Disasm/fixes

Browse source 
Small fixes
This commit is contained in:
enjoy-digital 2020-01-31 18:27:26 +01:00 committed by GitHub
commit 6e5b47f4c6
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
2 changed files with 4 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
litex/soc/integration/builder.py
View file

@ -211,5 +211,6 @@ def builder_argdict(args):
"compile_software": not args.no_compile_software,
"compile_gateware": not args.no_compile_gateware,
"gateware_toolchain_path": args.gateware_toolchain_path,
"csr_csv": args.csr_csv
"csr_csv": args.csr_csv,
"csr_json": args.csr_json,
}

4
litex/soc/integration/soc_core.py
View file

@ -609,9 +609,9 @@ def soc_core_args(parser):
help="CPU reset address (default=0x00000000 or ROM)")
# ROM parameters
parser.add_argument("--integrated-rom-size", default=0x8000, type=int,
help="size/enable the integrated (BIOS) ROM")
help="size/enable the integrated (BIOS) ROM (default=32KB)")
parser.add_argument("--integrated-rom-file", default=None, type=str,
help="integrated (BIOS) ROM binary file (default=32KB)")
help="integrated (BIOS) ROM binary file")
# SRAM parameters
parser.add_argument("--integrated-sram-size", default=0x1000, type=int,
help="size/enable the integrated SRAM (default=4KB)")