6f990a017e
dvisampler: pack pixels in pixel clock domain to improve performance
2013-11-16 13:53:26 +01:00
d225bdf362
videomixer: clear framebuffers
2013-11-15 11:25:58 +01:00
6cb18f5ce3
framebuffer: reset VTG
2013-11-15 11:25:07 +01:00
a5d9f72901
videomixer: check resolution and frame length
2013-11-13 18:57:39 +01:00
34e8e8c259
dvisampler: update address CSR at end of DMA
2013-11-13 18:57:10 +01:00
1582bad2d6
videomixer: filter PLL lock output
2013-11-13 16:50:09 +01:00
1a28690fa0
microudp: fix udp txlen
...
* the preample length 8 is already included in sizeof(struct
ethernet_header)
* the minimum packet size is 64, exluding fcs and including
preample it is 68 (the arp functions are correct)
2013-11-12 19:05:15 +01:00
69568adb8e
videomixer: support resolution change at runtime
2013-11-11 23:20:21 +01:00
593867b92a
videomixer: add more video modes
2013-11-11 22:16:56 +01:00
c8da400af0
videomixer: compute best m/d value for pixel clock synthesizer
2013-11-11 21:30:12 +01:00
132b6ce87d
videomixer: set established timing bits in EDID
2013-11-11 18:56:13 +01:00
3ba9fbefd5
videomixer: generate EDID
2013-11-11 17:52:07 +01:00
15499560b5
cpuif: add memories to csr.h
2013-11-11 16:53:00 +01:00
f5211aff30
videomixer: add EDID manipulation routines
2013-11-10 23:50:18 +01:00
75d25af3aa
cosmetic changes
2013-11-10 16:12:24 +01:00
de87149c8c
common.mak: drop the echo from the version tag finding, did not work here, use python -c
...
Signed-off-by: Robert Jordens <jordens@gmail.com>
2013-11-10 13:17:37 +01:00
31ec33dbad
s6ddrphy: use shorter Instance argument notation
...
Signed-off-by: Robert Jordens <jordens@gmail.com>
2013-11-10 12:52:03 +01:00
e4db7d1c7f
common.mak: specify python3
2013-11-10 11:29:27 +01:00
c1e5683ba2
s6ddrphy: drop unused outputs, shortens verilog and produces more readable warnings
...
Signed-off-by: Robert Jordens <jordens@gmail.com>
2013-11-10 11:13:36 +01:00
4fc301ceba
common.mak: -Os instead of -O3, smaller bios (<32k)
2013-11-10 10:51:05 +01:00
05944cf909
cpuif.py: add _ADDR and _SIZE defines for each register
...
Signed-off-by: Robert Jordens <jordens@gmail.com>
2013-11-10 10:44:39 +01:00
dad389eef7
rename milkymist-ng to MiSoC
2013-11-09 18:51:16 +01:00
5c5e62cc0d
top: set platform ID
2013-11-09 18:34:36 +01:00
d7a4d8b66e
use git commit id as version
2013-11-09 16:38:44 +01:00
0b881d934f
rename milkymist-ng to MiSoC
2013-11-09 15:27:32 +01:00
307fb41ca3
s6ddrphy: improve genericity by adding wr_bitslip and dqs_ddr_alignment parameters bitslip parameter is renamed to rd_bitslip
2013-11-09 00:59:11 +01:00
416c8af1e2
plumbing: use Record.connect in Multiplexer/ Demultiplexer
2013-11-04 21:22:05 +01:00
7e2859f43f
util: add missing __init__.py
2013-11-04 21:22:02 +01:00
c3aad93753
actorlib/spi/DMAWriteController: make ack_when_inactive a keyword-only arg
2013-11-02 23:21:05 +01:00
e0e99ec385
actorlib/spi: add ack_when_inactive parameter to DMA Write Controller
...
In some cases we don't want to stall the input pipeline when the DMA is inactive, setting ack_when_inactive to True will enable acknowledge of data when the DMA is inactive.
2013-11-02 23:16:05 +01:00
b4a7d36fa5
flow/plumbing/muxdemux: use existing connect() method instead of new function
2013-11-02 23:15:03 +01:00
7170ae3a67
flow/actor: Record.connect no longer takes kwargs
2013-11-02 23:14:32 +01:00
84966af098
flow/plumbing: add Multiplexer and Demultiplexer
2013-11-02 23:09:47 +01:00
f658802ff8
replace use of __dict__ with dir()/xdir()
2013-11-02 16:03:47 +01:00
892c12bff5
flow: add AbstractActor busy signals
2013-10-25 18:50:14 +02:00
e7c72a826c
uart_isr: fix interrupts clear
2013-10-23 13:04:49 +02:00
99c53ed9e8
Better record layout parameterization mechanism
2013-10-23 12:54:50 +02:00
98f79021cd
Revert "genlib/record: support passing params in same object"
...
This reverts commit 018afe57ef
2013-10-22 15:23:00 +02:00
b782db14fc
Revert "genlib/fifo: support RecordP"
...
This reverts commit c0d2b5a789
2013-10-22 15:22:40 +02:00
c0d2b5a789
genlib/fifo: support RecordP
2013-10-21 22:30:06 +02:00
018afe57ef
genlib/record: support passing params in same object
2013-10-21 22:05:28 +02:00
833d7c7eec
add CSV CSR map output
2013-10-21 00:04:26 +02:00
b766af0d99
uart2csr: add pads parameter
2013-09-25 15:07:23 +02:00
69009c8405
mila: test rle
2013-09-22 21:23:51 +02:00
a880862628
mila: symplify usage
2013-09-22 13:28:12 +02:00
27f26dac03
use custom Records instead of Sink/Source (semms easier, but will be reverted if not)
2013-09-22 13:14:11 +02:00
39f1f2146f
storage: add run length encoder
2013-09-22 12:35:46 +02:00
4fd6619171
trigger: add range_detector / edge_detector
2013-09-22 12:15:11 +02:00
980a83a74c
move trigger/recorder
2013-09-22 11:46:02 +02:00
452d266b14
com: add lm32 uart2wb bridge
2013-09-22 11:36:13 +02:00
Sebastien Bourdeauducq
Robert Jordens
Florent Kermarrec