860ac1e212
software/liblitesdcard: add copyrights to spisdcard/fat16.
2020-06-04 12:14:54 +02:00
0ec50881f0
software/liblitesdcard/sdcard: simplify readSector.
2020-06-04 11:55:25 +02:00
8c6f74d483
software/liblitesdcard: fat16 boot working with both SPI and SD modes.
2020-06-04 11:40:42 +02:00
bdaf6ff2dd
software/liblitesdcard: move fat16 code to separate file to avoid duplication.
2020-06-03 23:16:13 +02:00
4b3c5203ed
software/bios/libsdcard: add initial boot from sdcard with litescard, rename spisdcardboot command to sdcardboot.
2020-06-03 20:03:18 +02:00
b30e3353b5
soc/add_sdcard: use SDClockerS7 for 7-Series and SDClockerGen for others devices.
2020-06-03 18:37:08 +02:00
efbe169063
Merge pull request #558 from antmicro/fix-function-names-liblitespi
...
litex/soc/software/liblitespi: fix names associated with PHY CSRs
2020-06-03 16:34:55 +02:00
eceee7e4c4
litex/soc/software/liblitespi: fix names associated with PHY CSRs
2020-06-03 15:37:06 +02:00
fb4b6c35a3
boards/ulx3s: add sdcard pins and initial LiteSDCard integration.
2020-06-03 14:36:33 +02:00
997a17b933
soc/add_sdcard: add minimal SDClockerECP5 on ECP5.
2020-06-03 14:34:59 +02:00
9a026c09f9
soc/add_sdcard: remove limitation to 7-Series but only add clocker for it.
2020-06-03 13:47:39 +02:00
c311f98cfa
soc/add_sdcard: emulator clocking moved to litesdcard.
2020-06-03 13:43:44 +02:00
382f239e74
software/libsdcard: keep SDCARD_DEBUG enabled for now, fix typos.
2020-06-03 13:38:34 +02:00
20bbdaaf6b
soc/add_sdcard: remove Timer (unused).
2020-06-03 13:13:07 +02:00
ab447df922
software/liblitesdcard: review/simplify (code is over-complicated, revert part of the old code and write a minimal test for now).
2020-06-03 13:12:45 +02:00
ee4056cfec
software/liblitesdcard: remove sdtimer functions (unused).
...
sdtimer was used to evaluate performance but is no longer used.
2020-06-03 11:11:45 +02:00
ecfa44e5aa
Merge pull request #556 from antmicro/mglb/symbiflow-fixes
...
Symbiflow toolchain support: fix part name and clock frequency
2020-06-02 16:33:40 +02:00
635a61e306
targets/arty: use sys_clk_freq = 60MHz for Symbiflow toolchain
2020-06-02 16:23:08 +02:00
5071ef3ef7
build/xilinx/symbiflow: remap part name
2020-06-02 16:23:08 +02:00
55723f138b
software/liblitedram: revert sdrsw() in sdrlevel: this is still required for sdrlevel command.
2020-06-02 16:14:53 +02:00
ddcf68c062
Merge pull request #553 from ozbenh/sim-autoinit
...
sdram: Unconditionally switch to SW control before inits
2020-06-02 15:49:00 +02:00
47bb3d7990
Merge pull request #557 from antmicro/mor1kx_linux_booting
...
bios: boot: Boot linux on mor1kx with external device tree and rootfs
2020-06-02 15:45:52 +02:00
10ff9d765f
CHANGES: update and change added features order.
2020-06-02 15:05:46 +02:00
f1e7d73e48
bios: boot: Boot linux on mor1kx with external device tree and rootfs
2020-06-02 14:57:48 +02:00
5d202ddb97
test: update.
2020-06-02 13:51:48 +02:00
01f7947b56
targets: rename gateware-toolchain parameter to toolchain.
2020-06-02 13:44:23 +02:00
245985d6c5
targets/arty: integrate symbiflow changes to avoid duplication.
2020-06-02 13:37:19 +02:00
89106873db
build/generic_platform: add default_clk constraints only when used.
2020-06-02 13:34:09 +02:00
0cd613ccb8
build/xilinx/symbiflow: reuse .xdc generation from Vivado to avoid duplication, fix copyright.
2020-06-02 13:21:12 +02:00
80ec5eca76
boards/arty: remove specific arty_symbiflow platform and adapt target to use standard platform.
2020-06-02 12:18:12 +02:00
af928b2626
xilinx/simbiflow: add simple symbiflow_device re-mapping.
2020-06-02 12:15:38 +02:00
5104d07a13
Merge pull request #551 from antmicro/mglb/symbiflow-toolchain-xilinx-7-support
...
Add Symbiflow toolchain support for Xilinx 7-series
2020-06-02 11:55:33 +02:00
77139289f8
Merge pull request #552 from ozbenh/memspeed-long
...
sdram: Use unsigned long for memory test
2020-06-01 15:23:03 -07:00
6239eac130
sdram: Use unsigned long for memory test
...
This makes it twice as fast on 64-bit CPUs when using a 64-bit bus :-)
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2020-06-02 08:08:42 +10:00
7434376c07
test/test_targets: add arty_symbiflow
...
Signed-off-by: Mariusz Glebocki <mglebocki@antmicro.com>
2020-06-01 21:41:56 +02:00
ae121aacdf
targets: add arty_symbiflow
...
Signed-off-by: Mariusz Glebocki <mglebocki@antmicro.com>
2020-06-01 21:41:56 +02:00
2bb2fbdbea
platforms: add arty_symbiflow
...
Signed-off-by: Mariusz Glebocki <mglebocki@antmicro.com>
2020-06-01 21:41:17 +02:00
bd702397d1
build/xilinx: add Symbiflow toolchain support
...
Signed-off-by: Mariusz Glebocki <mglebocki@antmicro.com>
2020-06-01 21:36:28 +02:00
a116578c82
Merge pull request #550 from antmicro/jboc/spd-read
...
bios/litedram: Add command to verify SPD contents with the one used during generation
2020-06-01 21:17:40 +02:00
b98a919226
Merge pull request #549 from antmicro/mglb/fix-vivado-yosys
...
build/xilinx: do not assume build name is "top"
2020-06-01 19:58:01 +02:00
4a6256a50d
sdram: Unconditionally switch to SW control before inits
...
This will allow the controller to default to HW control which means
the sim model can be used without specific initializations
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2020-06-01 23:44:09 +10:00
a4e8323485
build/xilinx: do not assume build name is "top"
2020-06-01 13:28:54 +02:00
5cc7a98845
Merge pull request #547 from gsomlo/gls-fix-sdcard-status
...
soc/software/litesdcard: update for response register back to 128 bits
2020-06-01 11:37:05 +02:00
395af900fd
interconnect/wishbone/DownConverter: skip accesses on slave when sel==0 and simplify.
...
Improve efficiency for 64-bit CPU accessing only the 32-bit LSBs/MSBs.
2020-06-01 11:06:23 +02:00
511832a911
soc/interconnect/axi: generate wishbone.sel for reads.
2020-06-01 10:58:45 +02:00
4f82a36afd
soc/software: only keep 32-bit CSR alignment support.
...
64-bit support was added for 64-bit CPU because of limitation of the hardware
on CSR accesses. Now that the Wihhbone2CSR bus handles wishbone.sel, this is no
longer required.
2020-06-01 10:01:14 +02:00
28290efd00
soc/software/litesdcard: update for response register back to 128 bits
...
The additional (17th) byte returned via the response register was
ignored by software (bios and kernel), so LiteSDCard was updated
to only return the (original, useful) 128 bits.
This patch updates the LiteSDCard code in the LiteX bios to only
expect those 128 bits, and to do so in a manner that's portable
across CSR data widths and alignments.
Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
2020-05-30 18:12:51 -04:00
759367752c
wishbone/wishbone2csr: use wishbone.sel on CSR write.
...
CSR write is only done if wishbone.sel != 0. This should avoid the need for 64-bit
CSR alignment on 64-bit CPUs since a 64-bit Wishbone write access targeting only the
32-bit LSB or MSB will be splitted in 2x32-bit accesses: one with sel=0xf, one with sel=0.
2020-05-30 15:22:02 +02:00
b1ec092e88
soc/software/litesdcard: use new send register to send command and remove CSR8_CMD_FIX.
2020-05-29 20:15:02 +02:00
efcba14b1b
platforms/nexys_video: add spisdcard pins.
2020-05-29 19:36:33 +02:00
Florent Kermarrec
Jan Kowalewski
Mariusz Glebocki
Mateusz Holenko
Tim Ansell
Benjamin Herrenschmidt
Gabriel Somlo