Sebastien Bourdeauducq
|
84f98b4632
|
genlib/CRG: fix variable name conflict
|
2015-09-19 11:18:44 +08:00 |
|
Sebastien Bourdeauducq
|
9667d61e84
|
genlib: cleanup CRG
|
2015-09-12 19:40:07 +08:00 |
|
Sebastien Bourdeauducq
|
336728413a
|
simplify imports, migen.fhdl.std -> migen
|
2015-09-12 19:34:07 +08:00 |
Florent Kermarrec
|
1051878f4c
|
global: pep8 (E302)
|
2015-04-13 20:45:35 +02:00 |
|
Florent Kermarrec
|
17e5249be0
|
global: pep8 (replace tabs with spaces)
|
2015-04-13 20:07:07 +02:00 |
|
Florent Kermarrec
|
2fc2f8a6c0
|
migen/genlib/io: use 0 instead of Signal() for default rst value (immutable thanks sb)
|
2015-03-18 14:41:43 +01:00 |
|
Florent Kermarrec
|
89fefef3f8
|
genlib/io: add optional external rst to CRG
|
2015-03-17 16:22:22 +01:00 |
|
Florent Kermarrec
|
69ce6dd48c
|
migen/genlib/io: add DDRInput and DDROutput
|
2015-03-16 22:47:13 +01:00 |
|
Sebastien Bourdeauducq
|
6a979a8023
|
mibuild: sanitize default clock management
|
2015-03-14 00:10:08 +01:00 |
|
Florent Kermarrec
|
ff266bc2ee
|
migen/genlib/io: add DifferentialOutput and Xilinx implementation
|
2015-03-12 19:30:57 +01:00 |
|
Florent Kermarrec
|
bf28664cb4
|
genlib/io.py: fix copy/paste error (thanks rjo)
|
2015-03-12 18:49:49 +01:00 |
|
Florent Kermarrec
|
c8ba8cde8e
|
migen/genlib: add io.py to define generic I/O specials to be lowered by mibuild
|
2015-03-12 18:38:53 +01:00 |