Florent Kermarrec
|
dfbec91a62
|
add modelsim simulation and start fixing init
|
2014-09-26 17:05:05 +02:00 |
|
Florent Kermarrec
|
1d053bd7ee
|
modify TestDesign to be able to simulate phy with host <--> device loopback
|
2014-09-25 15:37:49 +02:00 |
|
Florent Kermarrec
|
7e14c4fc51
|
move some logic outside of GTX
|
2014-09-25 15:23:56 +02:00 |
|
Florent Kermarrec
|
c008dfdd98
|
clean up (thanks to Sebastien)
|
2014-09-25 14:17:25 +02:00 |
|
Florent Kermarrec
|
435bc22fa0
|
integrate phy in test design and start fix syntax errors
|
2014-09-24 16:07:34 +02:00 |
|
Florent Kermarrec
|
18009303ae
|
instanciate device or host controller
|
2014-09-24 14:00:00 +02:00 |
|
Florent Kermarrec
|
60324295fa
|
manage clock domain crossing and data width conversion in gtx
|
2014-09-24 13:56:12 +02:00 |
|
Florent Kermarrec
|
f436069a04
|
create sata clock (sata_tx/2 for a 32 bits data path)
|
2014-09-24 13:55:06 +02:00 |
|
Florent Kermarrec
|
7790105913
|
realign rxdata / rxcharisk directly in gtx
|
2014-09-24 12:13:43 +02:00 |
|
Florent Kermarrec
|
f74471d027
|
add device ctrl skeleton (we will use it for simulation with the host)
|
2014-09-24 11:37:28 +02:00 |
|
Florent Kermarrec
|
d78cae1b57
|
more ctrl skeleton
|
2014-09-24 11:07:36 +02:00 |
|
Florent Kermarrec
|
71bfd036d0
|
add ctrl skeleton
|
2014-09-24 00:01:01 +02:00 |
|
Florent Kermarrec
|
fa509b3365
|
rearrange code and remove datapath for now
|
2014-09-23 23:03:32 +02:00 |
|
Florent Kermarrec
|
22ea5b08b0
|
clean up and add K7SATAGTXReconfig skeleton (empty but we don't need it for now)
|
2014-09-23 22:40:01 +02:00 |
|
Florent Kermarrec
|
674e0b3581
|
remove GTXE2_COMMON (we use in fact CPLL and not QPLL, GTXE2_COMMON was here in design just because of an old ISE bug)
(see http://www.xilinx.com/support/answers/45410.html for more information)
|
2014-09-23 22:17:08 +02:00 |
|
Florent Kermarrec
|
e0fd313ce0
|
add data path from another design (need to be adapted to SATA specification)
|
2014-09-23 17:36:11 +02:00 |
|
Florent Kermarrec
|
d55db1688b
|
add SATAGTX with RX/TX clocking and reset (no DRP for now)
|
2014-09-23 17:18:03 +02:00 |
|
Florent Kermarrec
|
cbbbf8de8b
|
add dict for fbdiv computation on GTXE2_COMMON
|
2014-09-23 14:11:14 +02:00 |
|
Florent Kermarrec
|
4aff15bb74
|
create k7satagtx.py and move GTXE2 primitive inside
|
2014-09-23 14:03:51 +02:00 |
|
Florent Kermarrec
|
7422b94f90
|
create GTXE2_CHANNEL & GTXE2_COMMON class / add IO signals and parameters
|
2014-09-23 13:57:02 +02:00 |
|
Florent Kermarrec
|
1a5a2d10e3
|
fill GTXE2_COMMON constants parameters and signals for SATA / disconnect unused output ports
|
2014-09-23 12:01:57 +02:00 |
|
Florent Kermarrec
|
fc64b44391
|
fill GTXE2_CHANNEL constants parameters and signals for SATA / disconnect unused output ports
|
2014-09-23 11:54:36 +02:00 |
|
Florent Kermarrec
|
ac8d8783cf
|
k7sataphy: add GTXE2_COMMON instance skeleton
|
2014-09-23 10:23:54 +02:00 |
|
Florent Kermarrec
|
bdf038f241
|
k7sataphy: add GTXE2_CHANNEL instance skeleton
|
2014-09-23 10:08:17 +02:00 |
|
Florent Kermarrec
|
7e31ef2152
|
init with repo with simple TestDesign
|
2014-09-22 13:36:43 +02:00 |