4f382ccf55
Merge pull request #605 from cklarhorst/feature-uart-read-merger
...
Merge sequential reads for the UART litex_server backend
2020-07-30 13:56:48 +02:00
e78d950a31
soc/interconnect/axi: add AXILite -> AXI converter
2020-07-30 13:50:34 +02:00
a942e358b9
cpu/blackparrot: minor cleanups, add sim variant (since use different flist).
2020-07-30 12:10:32 +02:00
86e910dfaa
Merge pull request #610 from Dolu1990/vexriscv_smp
...
soc/cores/cpu/vexriscv_smp enable dynamic litedram datawidth
2020-07-29 18:11:00 +02:00
023ab15ec1
soc/cores/cpu/vexriscv_smp enable dynamic litedram datawidth
2020-07-29 12:40:16 +02:00
e5cd5d5466
Merge branch 'master' into vexriscv_smp
2020-07-29 11:14:09 +02:00
1938ce363d
integration/soc/add_sdram: allow the CPU to add the direct memory buses when adding the sdram.
...
This is useful for CPUs elaborated at buildtime to use sdram's native data width on the CPU memory ports.
2020-07-29 11:10:05 +02:00
6576416b8e
cores/cpu/rocket: add use_memory_bus parameter to easily disable direct memory bus for testing.
...
Useful for current tests with LiteSDCard using DMA and that requires the DMA to be connnected to
the DMA bus of Rocket when the direct memory bus is used.
2020-07-29 09:35:15 +02:00
789a70e7c8
Merge branch 'master' into vexriscv_smp
2020-07-28 19:11:54 +02:00
d284dfbea9
soc/cores/cpu/vexriscv_smp config update
2020-07-28 19:07:02 +02:00
0696b409ab
CHANGES: update.
2020-07-28 18:37:23 +02:00
fe38e12b21
cpu/vexriscv_smp: move litedram import, remove os.path import.
2020-07-28 18:10:32 +02:00
59b95fad9c
litex_setup: fix vexriscv-smp repository.
2020-07-28 16:56:32 +02:00
9d052f3830
Merge pull request #607 from Dolu1990/vexriscv_smp
...
soc/cores/cpu/vexriscv_smp integration
2020-07-28 16:53:55 +02:00
aa57c7a25e
soc/cores/cpu/vexriscv_smp integration
2020-07-28 16:20:16 +02:00
f87513ab92
liblitesdcard/sdcard: increase SDCARD_CLK_FREQ to 50MHz.
2020-07-28 14:36:49 +02:00
9518ccf453
integration/soc/etherbone: expose ethcore (useful to combine udp/etherbone).
2020-07-27 19:57:29 +02:00
9e07623b61
integration/soc: fix dma_bus typo.
2020-07-27 11:06:09 +02:00
2034c563b0
Merge sequential reads for the UART litex_server backend
...
The UART backend writes [read identifier, num_reads, addr] for
every read request.
Etherbone packets are able to include multiple read requests.
Therefore, it is beneficial to merge sequential read requests to reduce writes
(and possible latency overhead).
Benchmark:
A typical litescope fetch script with the following
signals [ddrphy.dfi,cpu.ibus.cyc,cpu.ibus.stb] results in 1 read for the
data_valid register and 24 sequential reads for the scope data per timestamp.
Fetching data for a capture length of 512 over a 921600 baud UART (arty board)
took:
205s (current master branch)
18s (with this merge function)
The proposed merger only merges read requests from one etherbone packet
at a time and doesn't change the read order.
2020-07-26 13:19:32 +02:00
1fdffdfd6b
targets: keep in sync with litex-boards.
2020-07-24 16:34:17 +02:00
8a0684b15e
Merge pull request #604 from antmicro/jboc/axi-lite
...
Improve AXI Lite data width converters
2020-07-24 14:54:11 +02:00
879e6ffe73
soc/interconnect/axi: add basic AXI Lite up-converter
2020-07-24 13:47:18 +02:00
ed7211989f
Merge pull request #603 from enjoy-digital/socdoc-extensions
...
Socdoc extensions
2020-07-24 16:42:23 +08:00
29b2baf927
doc: socdoc: document new `sphinx_extra_config` parameter
...
This allows for appending additional configuration to `conf.py`.
Signed-off-by: Sean Cross <sean@xobs.io>
2020-07-24 16:32:01 +08:00
3d16838d67
Merge pull request #602 from enjoy-digital/socdoc-extensions
...
doc: socdoc: document `sphinx_extensions` parameter
2020-07-24 10:02:06 +02:00
dd366467ed
litex: add `sphinx_extra_config` to `generate_docs()`
...
This allows us to append additional strings to the sphinx `conf.py`.
Signed-off-by: Sean Cross <sean@xobs.io>
2020-07-24 16:01:54 +08:00
7fecfbf8e0
doc: socdoc: document `sphinx_extensions` parameter
...
This adds documentation for `sphinx_extensions` which can be used to add
additional features to output.
Signed-off-by: Sean Cross <sean@xobs.io>
2020-07-24 15:47:59 +08:00
32160e615f
soc/interconnect/axi: separate AXI Lite converter channels
2020-07-24 09:25:57 +02:00
8337039915
CHANGES: update.
2020-07-23 18:02:58 +02:00
041c7527ce
core/cpu: integrate Zynq as a classical CPU (Zynq7000), deprecate SoCZynq.
...
This is the logical continuation of the recent change to avoid specific SoC classes.
A Zynq FPGA can be used with or without the PS7. When used without the PS7, a softcore CPU
can be used as with others FPGAs. When using the PS7, the softcore is replaced with the PS7
and connected to the SoC through one of the AXI GP interface.
An example is available on litex-boards.
2020-07-23 17:40:46 +02:00
8bdf6941a3
liblitesdcard/sdcard: use max divider of 256 (128 was not enough for the initial 400Khz clock frequency).
2020-07-22 23:15:36 +02:00
8f92034ddd
CHANGES: update.
2020-07-22 23:10:26 +02:00
99e88dfc0b
Merge pull request #600 from antmicro/jboc/axi-lite
...
Implement AXI Lite interconnect
2020-07-22 23:03:07 +02:00
d38048baac
soc: add initial DMA bus support (optionally provided by CPU(s) for cache coherency).
...
When provided, the modules doing DMA shall connect the DMA to the dma_bus to allow the CPU(s) to manage cache coherency
and avoid the manual cache flushes.
This has been tested with VexRiscv SMP and LiteSDCard doing DMA while loading Linux binaries.
2020-07-22 18:44:37 +02:00
a9d8b81385
test/axi: move all AXI Lite tests to separate file
2020-07-22 17:16:33 +02:00
367eb12240
soc/integration: use AXILiteSRAM when using bus_standard="axi-lite"
2020-07-22 17:16:33 +02:00
8ae501c391
test/axi: add crossbar stress tests
2020-07-22 17:16:33 +02:00
706bc25dc1
soc/integration: add bus standard parser arguments
2020-07-22 17:16:33 +02:00
32d9e212c5
soc/interconnect/axi: improve Timeout module and test it with shared interconnect
2020-07-22 17:16:33 +02:00
2cab7fbf0f
test/axi: add shared AXI Lite interconnect tests
2020-07-22 17:16:33 +02:00
3a08b21d44
soc/interconnect/axi: implement AXI Lite decoder
2020-07-22 17:16:33 +02:00
214cfdcaeb
soc/interconnect/axi: lock AXILiteArbiter until all requests have been responded to
2020-07-22 17:16:33 +02:00
baf23c9c9b
test/test_axi: add AXI Lite interconnect arbiter tests
2020-07-22 17:16:29 +02:00
a8a583d6b4
socinterconnect/axi: interconnect shared sketch
2020-07-22 17:16:26 +02:00
f47ccdae99
soc/interconnect/axi: point-to-point interconnect and timeout module with tests
2020-07-22 17:16:12 +02:00
b4c1120e3d
soc/integration: choose interconnect based on bus standard
2020-07-22 17:16:07 +02:00
69d8dd788d
soc/integration: add axi-lite standard to SoCBusHandler
2020-07-22 17:13:28 +02:00
2361abb12d
Merge pull request #599 from antmicro/gen-mmcm-pr
...
litex-gen: add mmcm core
2020-07-22 14:52:26 +02:00
66c5f37133
litex-gen: add mmcm core
2020-07-22 12:34:32 +02:00
6b72f52c5d
boards: keep in sync with litex-boards.
2020-07-22 08:50:38 +02:00
enjoy-digital
Jędrzej Boczar
Dolu1990
Christian Klarhorst
Sean Cross
Piotr Binkowski