Commit Graph

  • c373842c30
    Merge e81bd16c2e into 9bacbe130b Gwenhael Goavec-Merou 2024-09-18 15:27:03 +0200
  • e81bd16c2e build/efinix/common.py: ClkInput: added ClockSignal support Gwenhael Goavec-Merou 2024-09-18 15:25:20 +0200
  • 28e4d8eaeb
    Merge f39bc44f3f into 9bacbe130b Joseph Faye 2024-09-18 15:13:51 +0200
  • 1d36ecb243
    Merge 8d68c1ada3 into 9bacbe130b Dmitry 2024-09-18 15:12:44 +0200
  • ccb4fca24e
    Merge 46be90ea81 into 9bacbe130b Fin Maaß 2024-09-18 15:08:17 +0200
  • 9fafb5c01e
    Merge 37ac79b93e into 9bacbe130b Fin Maaß 2024-09-18 15:06:14 +0200
  • 46be90ea81
    build: io.py: DDRTristate: check oe2 Fin Maaß 2024-09-18 15:05:46 +0200
  • 37ac79b93e
    build: io: make oe2 of DDRTristate optional Fin Maaß 2024-09-12 09:48:15 +0200
  • ce38f2b4b5
    Merge 531cf82bdd into 9bacbe130b hhe07 2024-09-18 10:23:42 +0200
  • 807ac99cb6
    Merge 3a6b7b2246 into 9bacbe130b Fin Maaß 2024-09-17 15:08:47 +0200
  • eeb75e13f6
    Merge 1c583e4eaf into 9bacbe130b Fin Maaß 2024-09-17 15:08:47 +0200
  • 9bacbe130b
    Merge pull request #1974 from motec-research/dts_zephyr_updates master enjoy-digital 2024-09-17 14:58:51 +0200
  • 6cd8814ed4
    Merge 32dc99ebe0 into a350d2e909 Jevin Sweval 2024-09-17 09:50:45 +0200
  • 2957d43b70
    Merge af19e210aa into a350d2e909 Jiaxun Yang 2024-09-17 09:47:58 +0200
  • 65a99c4139
    Merge ac871c690c into a350d2e909 jdavidberger 2024-09-17 08:26:40 +1000
  • fe76b7ff42
    Merge 302bb9120b into a350d2e909 dalegaard 2024-09-16 14:02:54 +0200
  • 1c583e4eaf
    litex_setup: use current version of migen Fin Maaß 2024-09-16 11:41:33 +0200
  • da81d7f522
    Merge 321b71ec5b into a350d2e909 Matthias B. 2024-09-15 15:12:20 +0800
  • a350d2e909 soc/interconnect/stream: Add optional CSR to Multiplexer/Demultiplexer and Crossbar module with mux and demux. Florent Kermarrec 2024-09-13 19:21:16 +0200
  • 2a19a61e05 build/xilinx/vivado: Fix typo. Florent Kermarrec 2024-09-13 10:39:13 +0200
  • 99550809b3
    Merge pull request #2069 from VOGL-electronic/fix-sim-ethernet enjoy-digital 2024-09-13 08:36:40 +0200
  • dc8c1bd9cd build/xilinx/vivado: Rename opt_directive to vivado_opt_directive for consistency with other directives. Florent Kermarrec 2024-09-12 18:04:25 +0200
  • 203c9816b2 integration/soc/add_etherbone: Allow 64-bit support now that validated. Florent Kermarrec 2024-09-12 13:38:13 +0200
  • 7a04b721a8
    Merge 4549bf11ea into b41a526e81 Joris Lee 2024-09-12 09:04:43 +0000
  • 4549bf11ea
    Merge branch 'enjoy-digital:master' into master Joris Lee 2024-09-12 17:04:39 +0800
  • 321b71ec5b bios: add bootp to netboot Matthias Breithaupt 2024-09-12 09:10:18 +0200
  • 4888adbc8a bios: add BOOTP support to libliteeth Matthias Breithaupt 2024-09-12 08:45:23 +0200
  • fa35a26fca bios: add broadcast support to libliteeth/udp Matthias Breithaupt 2024-09-12 08:43:11 +0200
  • 3fd11d2660 bios: make libliteeth/udp more portable Matthias Breithaupt 2024-09-12 08:30:51 +0200
  • 7d0d773f61 bios: add helper print_ip Matthias Breithaupt 2024-09-12 07:50:52 +0200
  • 2fd8c2cd61 sim: add HW_PREAMBLE_CRC for ethernet Matthias Breithaupt 2024-09-12 08:22:00 +0200
  • 5230768bb1
    Merge ccbfce920a into b41a526e81 David A Roberts 2024-09-12 17:46:46 +1000
  • abc8f9bdf0
    build: efiniix: fix partent of EfinixSDRTristateImpl Fin Maaß 2024-09-12 08:54:28 +0200
  • b41a526e81
    Merge pull request #2066 from VOGL-electronic/soc.py_ethernet_mac enjoy-digital 2024-09-11 11:54:14 +0200
  • 11c7b69fd4
    Merge pull request #2065 from VOGL-electronic/bios_little_warning_fix enjoy-digital 2024-09-11 11:53:52 +0200
  • 7b3f1509d1
    soc.py: add_ethernet: add mac addr constant Fin Maaß 2024-09-11 11:21:53 +0200
  • 3966e3438c
    bios: boot.c: fix warnings Fin Maaß 2024-09-11 11:15:56 +0200
  • dc8b74cc58
    Merge pull request #2060 from Dolu1990/efinix-rework Gwenhael Goavec-Merou 2024-09-10 18:40:10 +0200
  • a80f290d80 soc/cores/clock/efinix.py: fill platform.clks with clkout mapping cd/clk_out_name. litex/build/efinix/ifacewriter.py: generate_lvds: when slow_clk/fast_clk are ClockSignal uses platform.clks to map between domain and signal name Gwenhael Goavec-Merou 2024-09-10 18:07:34 +0200
  • ad09ffc150 soc/cores/clock/efinix.py: register_clkin: uses clkin.name_override as input_signal name when name is not provided and PLL is configured in CORE or INTERNAL mode, create_clkout: added PLL name in clk_name str Gwenhael Goavec-Merou 2024-09-10 18:01:40 +0200
  • 109ae17e9e build/efinix/common.py: replaced i as str by a ClockDomain Gwenhael Goavec-Merou 2024-09-10 17:56:49 +0200
  • d1aec39a62 soc/cores/clock/efinix.py: create_clkin try to extract input_signal from name OR from clkin Gwenhael Goavec-Merou 2024-09-10 16:34:09 +0200
  • 0d5fb367da build/efinix/ifacewriter.py: LVDS: when clk is a clockSignal uses platform.clk mapping dict to obtain signal name Gwenhael Goavec-Merou 2024-09-10 15:44:05 +0200
  • 3e20fcd16c build/efinix/platform.py: added a list to store mapping between cd name and signals name (WIP) Gwenhael Goavec-Merou 2024-09-10 15:42:35 +0200
  • 438c12b6df soc/cores/clock/efinix.py: push mapping between cd names and signal name (WIP) Gwenhael Goavec-Merou 2024-09-10 15:41:29 +0200
  • bdebbad1b4
    Merge cd3364a433 into 458e0057f2 AndrewD 2024-09-10 14:12:20 +0200
  • 8e1bb6b333 build/efinix/common.py: ClkOutput now must receive a ClockSignal Gwenhael Goavec-Merou 2024-09-10 11:26:48 +0200
  • b3a7ceb16d soc/cores/clock/efinix.py: uses self.name for clk_name, remove add_period_constraints Gwenhael Goavec-Merou 2024-09-10 11:08:17 +0200
  • 276aa6e00a soc/cores/clock/efinix.py: added pll+id in clkout name Gwenhael Goavec-Merou 2024-09-10 08:16:17 +0200
  • e5f2d43ae3 litex/build/efinix/common.py add EfinixDDRTristate binding Dolu1990 2024-09-05 16:12:32 +0200
  • 9d751e9ab1 build/efinix: add a few IO primitives, IO constraints, but mainly it rework how the SDC are handled Dolu1990 2024-09-05 15:21:12 +0200
  • 458e0057f2 soc/interconnect/wishbone: Add Bypass mode on Cache when cachesize == 0 and similar data_widths. Florent Kermarrec 2024-09-09 18:18:59 +0200
  • 5cd1a57080 soc/interconnect/wishbone: Cosmetic cleanup on Cache. Florent Kermarrec 2024-09-09 18:16:40 +0200
  • e06045c576
    Merge pull request #2059 from Dolu1990/vexii-clk-video enjoy-digital 2024-09-09 14:12:50 +0200
  • 93f0339a06
    Merge 019b143854 into a1a3e846ac AndrewD 2024-09-09 18:16:37 +0800
  • 2db93c8e78 core/vexiiriscv: improve l2 timings Dolu1990 2024-09-06 16:05:34 +0200
  • e93fc354bd
    Merge 6f0b39772a into a1a3e846ac AndrewD 2024-09-06 12:49:16 +0200
  • a1a3e846ac
    Merge pull request #2058 from VOGL-electronic/bios_add_spiram enjoy-digital 2024-09-06 08:32:11 +0200
  • f048896d30
    Merge 434c0f8447 into e62d84b77b sergpolkin 2024-09-05 12:37:08 -0400
  • bd03c496a1 bios: add spiram Fin Maaß 2024-09-05 12:02:28 +0200
  • 599c6dde37
    litex/build/efinix/common.py add EfinixDDRTristate binding Dolu1990 2024-09-05 16:12:32 +0200
  • c0fddb6561 build/efinix: add a few IO primitives, IO constraints, but mainly it rework how the SDC are handled Dolu1990 2024-09-05 15:21:12 +0200
  • 642cfbe9a7 soc/cores/vexiiriscv: update clocks + add video framebuffer support Dolu1990 2024-09-05 15:16:15 +0200
  • e62d84b77b Revert "soc/cores/vexiiriscv: update clocks + add video framebuffer support" Dolu1990 2024-09-05 15:15:49 +0200
  • 0ea6dd91aa soc/cores/vexiiriscv: update clocks + add video framebuffer support Dolu1990 2024-09-05 15:13:35 +0200
  • fa47c62b6d
    Merge pull request #2057 from Dolu1990/usb_ohci_phy_fix2 enjoy-digital 2024-09-05 14:40:34 +0200
  • f512c65077 vexiiriscv git update Dolu1990 2024-09-05 13:17:22 +0200
  • 2190ca403a core/usb_ohci: fix SDRTristate clock Dolu1990 2024-09-05 10:17:22 +0200
  • f67b39739e soc/integration/add_ethernet: Expose full_memory_we parameter. Florent Kermarrec 2024-09-05 10:18:12 +0200
  • 1f2418de3b core/usb_ohci: fix SDRTristate clock usb_ohci_phy_fix Dolu1990 2024-09-05 10:17:22 +0200
  • 84e7e816c7 efinix: pll now force the generated clock into cd.clk *WARNING* Dolu1990 2024-09-05 10:16:43 +0200
  • d3161ad74c build/efinix/platform: fix get_pin_name() Andrew Dennison 2024-02-26 03:32:50 +0000
  • eda553aeaa
    Merge pull request #2056 from trabucayre/altera_agilex5_asyncresetsynchronizer enjoy-digital 2024-09-03 17:54:27 +0200
  • d0215001f4 build/altera/common: added special AsyncResetSynchronizer based on altera_std_synchronizer_nocut Gwenhael Goavec-Merou 2024-09-03 17:47:40 +0200
  • a90ab9dcca efinix: Merge pt.sdc to the litex sdc to get constraints right Dolu1990 2024-09-03 12:05:26 +0200
  • dc29b6f4e5 CHANGES.md: Update. Florent Kermarrec 2024-09-03 09:43:29 +0200
  • 4152d22065 Revert "build/efinix/platform: fix get_pin_name()" Gwenhael Goavec-Merou 2024-09-03 08:51:39 +0200
  • 3de5832b9c vexiiriscv: Now use pll.locked for debug reset Dolu1990 2024-09-03 07:58:24 +0200
  • 19b3f24d9f efinix: ifacewriter support drive strength and slew Dolu1990 2024-09-03 07:57:30 +0200
  • e01ce6f948 efinix: ifacewriter support drive strength and slew Dolu1990 2024-09-03 07:55:25 +0200
  • 3bdbe1ebcf CHANGES.md: Update. Florent Kermarrec 2024-09-02 14:20:09 +0200
  • af0dc7f98b
    Merge pull request #2055 from trabucayre/gowin_apicula_fix enjoy-digital 2024-09-02 14:08:07 +0200
  • babe233407 build/gowin/apicula: only append _packer_opts with known use_xxx (drop options only required by Gowin's software) Gwenhael Goavec-Merou 2024-09-01 09:55:01 +0200
  • 3da470048a build/gowin/apicula: append _synth_opts with specific requirements according to FPGA model Gwenhael Goavec-Merou 2024-09-01 09:53:24 +0200
  • 658774c965
    Merge 222848298f into 15cd556750 AndrewD 2024-08-31 17:26:52 -0400
  • 768fb6fd29
    Merge a47bbb28f5 into 15cd556750 Joshua Wise 2024-08-31 17:26:21 -0400
  • 2f2b292e06 vexii add with-cpu-clk Dolu1990 2024-08-30 18:16:56 +0200
  • 15cd556750
    Merge pull request #2053 from enjoy-digital/hyperram_new enjoy-digital 2024-08-30 15:38:59 +0200
  • 61b54aa491 soc/integration/soc: Fix add_peripheral. Florent Kermarrec 2024-08-30 12:08:00 +0200
  • c554752e8a soc/cores/hyperbus: Add automatic read burst detection. hyperram_new Florent Kermarrec 2024-08-29 19:39:56 +0200
  • c14f1d0816 vexiiriscv add video support Dolu1990 2024-08-30 10:44:36 +0200
  • 5fb873d209 efinix: Add support for more IO Dolu1990 2024-08-30 10:44:10 +0200
  • 3bde3e9848 soc/cores/hyperbus: Add automatic write burst detection. Florent Kermarrec 2024-08-29 16:24:12 +0200
  • b2e26bd32d
    Merge 91ec2d5e3b into 4ded509444 Rowan Goemans 2024-08-29 14:03:14 +0200
  • fac80c3a51 soc/cores/hyperbus: Full rewrite of HyperRAM core. Florent Kermarrec 2024-08-26 11:24:16 +0200
  • cc3f13670a Merge pull request #2050 from Dolu1990/efinix_pll_ext_fix Dolu1990 2024-08-28 20:13:03 +0200
  • d4003b8cfa efinix add SCHMITT_TRIGGER support Dolu1990 2024-08-28 19:59:30 +0200
  • 00bee07831
    Merge bb2284b40b into 4ded509444 Dmitry 2024-08-28 17:42:35 +0200
  • a925773205
    Merge 715098f2f1 into 4ded509444 AndrewD 2024-08-28 17:38:26 +0200
  • d93e0942d6
    Merge 4276a181ba into 4ded509444 Andrew E Wilson 2024-08-27 12:54:15 -0500