| .. |
|
cpu
|
cpu/microwatt: fix add_source/add_sources
|
2019-12-18 08:56:36 +01:00 |
|
__init__.py
|
|
|
|
bitbang.py
|
soc/cores/bitbang: use new CSRField (no functional change)
|
2019-09-16 16:56:00 +02:00 |
|
clock.py
|
soc/cores/clock: change drp_locked to CSRStatus and connect it :)
|
2019-11-20 19:37:16 +01:00 |
|
code_8b10b.py
|
cores/8b10b: use real Memory for 6b5b table (to improve timings on ECP5)
|
2019-12-09 19:25:38 +01:00 |
|
dna.py
|
add CONTRIBUTORS file and add copyright header to all files
|
2019-06-23 23:23:56 +02:00 |
|
ecc.py
|
soc/cores/ecc: improve readibility, uniformize with others cores
|
2019-09-29 16:02:04 +02:00 |
|
freqmeter.py
|
soc/cores: rename frequency_meter to freqmeter and uniformize with others cores
|
2019-09-29 16:08:39 +02:00 |
|
gpio.py
|
soc/cores/gpio: add GPIO Tristate
|
2019-12-01 21:26:37 +01:00 |
|
hyperbus.py
|
soc/core: simplify/cleanup HyperRAM core
|
2019-08-16 14:04:58 +02:00 |
|
icap.py
|
soc/cores/icap/ICAPBitstream: always keep fifo.source.ready to 1
|
2019-10-18 10:27:37 +02:00 |
|
identifier.py
|
soc/cores: uniformize (continue)
|
2019-09-29 17:04:21 +02:00 |
|
jtag.py
|
soc/cores/jtag: add Xilinx JTAG TAPs support and simple JTAG PHY (can be used for JTAG UART)
|
2019-09-06 11:55:41 +02:00 |
|
prbs.py
|
soc/cores: uniformize (continue)
|
2019-09-29 17:04:21 +02:00 |
|
pwm.py
|
soc/cores/pwm: remove debug print(n)
|
2019-12-18 08:47:56 +01:00 |
|
spi.py
|
soc/cores/spi: use new CSRField (no functional change)
|
2019-09-16 17:02:55 +02:00 |
|
spi_flash.py
|
spi_flash: correct documentation on SPI mode
|
2019-11-25 12:35:13 +08:00 |
|
timer.py
|
soc/cores: uniformize (continue)
|
2019-09-29 17:04:21 +02:00 |
|
uart.py
|
soc/cores: uniformize (continue)
|
2019-09-29 17:04:21 +02:00 |
|
up5kspram.py
|
cores/up5ksram: optimize bus.adr decoding
|
2019-07-22 07:55:47 +02:00 |
|
usb_fifo.py
|
soc/cores: uniformize (continue)
|
2019-09-29 17:04:21 +02:00 |
|
xadc.py
|
soc/cores: uniformize (continue)
|
2019-09-29 17:04:21 +02:00 |
