Commit Graph

Select branches

Hide Pull Requests

AHB

BrieyAxi64

Supervisor

Wishbone

areaOpt

bmbRework

cfu

cfuFix

compiler_plugin

dBusCachedRelaxMmuTranslation

debug-debug

debugPlugin

dev

dev_1.6.2

fiber

formal

fpu

fpu-fixes

linux

linuxDev

litex-privileged-debug

master

masterPrerelease

pipelinedInterrupt

reworkInstructionCache

rework_fetch

rework_jump_flush

riscv-debug

rpls-mul16

short-pipeline-fixes

sim

smp

spinal_1.1.7

spinal_1.4.4

spinalhdl_reworkDev

tigthlyCoupled

tmp

travis_debug

watchpoint

#10

#100

#103

#105

#108

#109

#112

#113

#115

#124

#135

#136

#140

#141

#145

#146

#146

#147

#148

#150

#158

#161

#162

#163

#167

#171

#174

#177

#179

#181

#182

#184

#190

#21

#213

#220

#226

#23

#230

#233

#236

#24

#242

#243

#248

#249

#253

#27

#276

#288

#289

#29

#291

#294

#30

#304

#306

#307

#307

#327

#33

#34

#350

#366

#374

#375

#377

#378

#386

#388

#394

#397

#399

#410

#413

#417

#423

#425

#427

#432

#433

#434

#49

#50

#50

#52

#53

#53

#58

#6

#64

#66

#67

#69

#71

#74

#74

#75

#79

#8

#8

#80

#86

#9

#94

#95

1.0.0

1.0.1

Mono Color

• 20ca348707 Fix dCmd sent while the execute stage is removed Pass dhrystone benchmark without error ! Charles Papon 2017-03-17 21:26:42 +0100
• 7517ac797d Add MUL/DIV/REM support with plugins (pass Riscv-Tests) Charles Papon 2017-03-17 11:45:01 +0100
• 52a524be06 Add light shifter plugin Charles Papon 2017-03-16 15:11:06 +0100
• 401be6ca83 Reorganize project Charles Papon 2017-03-16 13:14:25 +0100
• bf5bebda08 PcManager now drive PC asyncronously (use 1 cycle less in jump) Fix bypass logic when read/write r0 Disable REGFILE_WRITE_VALID in decod stage when r0 is written Charles Papon 2017-03-15 21:10:44 +0100
• 83232e9860 Faster pipeline arbitration logic (200 Mhz on cyclone IV c6) Branch plugin with jump in execute or memory stages (parameter) Charles Papon 2017-03-15 20:02:56 +0100
• c6610ea454 Fix halt arbitrations Charles Papon 2017-03-15 17:14:58 +0100
• 11797fbb6e Add sim performance print Charles Papon 2017-03-14 23:25:04 +0100
• 70d910e7d7 Load/Store pass Riscv-Tests Charles Papon 2017-03-14 23:00:24 +0100
• 7065ed5d93 All base instruction pass Riscv-Test (load/store not tested) Charles Papon 2017-03-14 20:13:35 +0100
• ad6964f0bb Classify tests Riscv-test integration wip Charles Papon 2017-03-14 00:42:48 +0100
• df99a0d963 Better decoding Charles Papon 2017-03-13 18:30:37 +0100
• e36c90af03 Add decoder bench Charles Papon 2017-03-13 16:17:57 +0100
• 9fc82c9736 Pass verilator simple literal, add, jump Charles Papon 2017-03-12 20:12:40 +0100
• ec4837a744 wip Dolu1990 2017-03-12 12:39:33 +0100
• cb1b73bc2b Add branch Dolu1990 2017-03-11 19:07:08 +0100
• 23abdb7f95 Add hazard tracking plugin Dolu1990 2017-03-11 16:45:04 +0100
• e58f28bc27 Add store/load Dolu1990 2017-03-11 15:35:56 +0100
• fcb70a333f WIP Dolu1990 2017-03-11 00:34:49 +0100
• fc7e9a7730 wip Dolu1990 2017-03-09 01:07:55 +0100
• 130ed6345c boot Dolu1990 2017-03-08 22:17:48 +0100