Florent Kermarrec
1d2bc922b8
frontend/fifo: get back to original simple design and add test
2020-01-07 15:40:09 +01:00
Florent Kermarrec
d1b603ae6c
CONTRIBUTORS: update
2020-01-07 09:46:54 +01:00
Florent Kermarrec
c858890213
CONTRIBUTORS: update
2020-01-07 09:45:36 +01:00
enjoy-digital
9523386e2c
Merge pull request #97 from pdp7/master
...
add 32MB SDRAM for hadbadge
2020-01-07 09:42:00 +01:00
Drew Fustini
5d8d75f6cd
add 32MB SDRAM for hadbadge
...
Add AS4C32M8SA-7TCN 32MB SDRAM used on cartridge PCB
by Jacob Creedon for the Hackaday Supercon ECP5 badge.
These changes were orginally made by Michael Welling:
https://github.com/mwelling/litedram
KiCad design files for the SDRAM cartridge:
https://github.com/jcreedon/dram-cart/
The SDRAM cartridge PCB is shared at:
https://oshpark.com/shared_projects/IQSl2lid
shared DigiKey cart of the parts:
https://www.digikey.com/short/p1ct1h
More information in this blog post:
https://blog.oshpark.com/2019/12/20/
Hackaday Supercon 2019 badge PCB design:
https://github.com/Spritetm/hadbadge2019_pcb
2020-01-06 11:39:10 +01:00
Florent Kermarrec
a234dae338
frontend/fifo: add initial FIFO (to create large FIFOs in DRAM)
2020-01-06 10:17:46 +01:00
Florent Kermarrec
8dae0c0c7f
setup.py: add pyyaml to install_requires
2019-12-03 15:44:44 +01:00
Florent Kermarrec
eddd6e4eaf
modules/init: add DDR4 fine refresh mode support: x1, x2 and x4 (x1=previous and default behavior)
2019-12-03 12:20:32 +01:00
Florent Kermarrec
6c9c45f313
core/controller: cleanup ControllerSettings
2019-12-03 12:16:50 +01:00
Florent Kermarrec
73d614ef27
frontend/wishbone: remove LiteDRAMWishbone2AXI (can be replaced with LiteX's Wishbone2AXILite)
2019-11-30 11:06:41 +01:00
Florent Kermarrec
aa1ce68896
global: improve presentation/readability
2019-11-30 10:53:11 +01:00
Florent Kermarrec
ac4b339a6f
test/reference: update init headers
2019-11-15 19:45:39 +01:00
enjoy-digital
3fa4397224
Merge pull request #95 from gsomlo/gls-dfii-nphases
...
init: improve legibility of generated/sdram_phy.h (cosmetic)
2019-11-15 19:42:27 +01:00
Gabriel Somlo
bdcecad76f
init: improve legibility of generated/sdram_phy.h (cosmetic)
...
Use DFII_NPHASES constant (defined earlier in the file) to size the
two 'sdram_dfii_pix_[wrdata|rddata]_addr' arrays, instead of a bare
number. Additionally, ensure the first array element is indented by
a tab, same as the ones following it.
2019-11-12 14:06:47 -05:00
Tim Ansell
08325dd04e
Merge pull request #94 from mithro/lpddr-fix
...
Fix broken LPDDR support.
2019-10-30 14:28:53 -07:00
Tim 'mithro' Ansell
746329cb43
Fix broken lpddr support.
...
Fixes #93 .
2019-10-30 13:51:05 -07:00
enjoy-digital
401554f94c
Merge pull request #92 from gsomlo/gls-assert-width
...
frontend/[axi,wishbone]: add data_width match assertion, add base_address to LiteDRAMWishbone2Native
2019-10-25 12:25:07 +02:00
Gabriel Somlo
7356d3b15d
frontend/wishbone: add base_address param. to LiteDRAMWishbone2Native
2019-10-24 11:31:56 -04:00
Gabriel Somlo
24203cfc7b
frontend/axi: add assertion on matching axi, native port data_width
2019-10-23 10:01:42 -04:00
Florent Kermarrec
d84e1b4ac5
frontend/axi: add assert on axi.address_width and base_address
2019-10-18 18:30:39 +02:00
Florent Kermarrec
1d037d2a64
frontend/axi: add base_address parameter to LiteDRAMAXI2Native
2019-10-17 12:16:15 +02:00
Florent Kermarrec
5d1a9847aa
core: add LiteDRAMCore (ControllerInjector from LiteX)
2019-09-29 14:42:41 +02:00
Florent Kermarrec
d647abd026
gen: fix with_wishbone
2019-09-23 15:54:53 +02:00
Florent Kermarrec
db97203877
gen: use SoCCore with_wishbone parameter, do more replace in yml files before passing config to LiteDRAMCore
2019-09-23 12:55:14 +02:00
Florent Kermarrec
adf481f1d5
gen: disable peripherals that are not used when cpu_type is None
2019-09-23 10:16:47 +02:00
Florent Kermarrec
233191939e
gen: change CSR config names, switch to csr_expose/csr_align
2019-09-23 09:12:40 +02:00
Florent Kermarrec
da408a3982
gen: fix default csr_port_align value
2019-09-23 09:05:54 +02:00
Benjamin Herrenschmidt
bac66aa08f
gen: In conjunction with the corresponding changes in litex itself, this will allow us to generate a more useful standalone litedram core.
...
The CSR alignment and base can be specified (which mostly affects
the generation of csr.h) andwe stop trying to copy the init code
that we haven't generated
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2019-09-23 08:58:16 +02:00
Benjamin Herrenschmidt
afbf709767
We had the address and data bus sizes mixed up
...
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2019-09-23 08:51:04 +02:00
Florent Kermarrec
d93dded624
frontend/wishbone: add data_width assertions
2019-09-18 21:12:23 +02:00
Florent Kermarrec
f586aada1c
phys: improve presentation (add separators, better indent)
2019-09-11 09:50:46 +02:00
Florent Kermarrec
783258c97f
phys: use dfi instead if self.dfi internally
2019-09-11 09:00:36 +02:00
Florent Kermarrec
59c1289432
phy/usddrphy: move DDR4DFIMux to dfi.py
2019-09-11 08:57:58 +02:00
Florent Kermarrec
f861d99903
core/refresher: improve naming/parameters of refresh postponing
2019-09-11 08:38:22 +02:00
Florent Kermarrec
dc1bb53a88
phys: move get_cl_cw/get_sys_latency/get_sys_phases helpers to common
2019-09-11 08:00:54 +02:00
Florent Kermarrec
509f60652a
README: add periodic refresh/ZQ short calibration.
2019-09-09 18:05:17 +02:00
Florent Kermarrec
40b4c62889
test/test_init: fix
2019-09-09 15:17:43 +02:00
Florent Kermarrec
5b48eb278a
test/test_init: delete generated file
2019-09-09 15:08:01 +02:00
Florent Kermarrec
188b6a8feb
add ZQ periodic short calibration support (default to 1s)
2019-09-09 15:07:38 +02:00
Florent Kermarrec
6e176d40ac
init: split by memtype
2019-09-09 12:10:48 +02:00
Florent Kermarrec
0b24b817e3
test: add test_init with sdr/ddr3/ddr4 references
2019-09-09 11:45:10 +02:00
Florent Kermarrec
bf5883cd43
rename sdram_init to init
2019-09-09 11:42:02 +02:00
Florent Kermarrec
23ccdc9c0c
modules: add DDR3 MT8KTF51264 SO-DIMM
2019-09-09 08:47:29 +02:00
Florent Kermarrec
d37a30e0d7
litedram_gen: add wishbone user port support
2019-09-03 23:47:08 +02:00
Florent Kermarrec
b6a0eff2d9
frontend/wishbone: split control/data paths (to avoid data muxes)
2019-09-03 12:44:07 +02:00
Florent Kermarrec
6497343fc0
frontend/wishbone: remove IDLE fsm state
2019-09-03 12:37:31 +02:00
Florent Kermarrec
00ecb871c4
gen: add separators
2019-09-03 12:37:05 +02:00
Florent Kermarrec
a782eb5aa8
test/test_examples: adapt for travis
2019-08-31 14:55:14 +02:00
Florent Kermarrec
f678efa02b
travis: add pyyaml
2019-08-29 12:13:05 +02:00
enjoy-digital
8861d8058a
Merge pull request #91 from sd-fritze/master
...
modules: Add support for Micron MT47H32M16 DDR2 RAM
2019-08-31 13:59:40 +02:00
