Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
1,444 Commits 5 Branches 14 Tags 5.7 MiB
Commit Graph

1444 Commits

Author SHA1 Message Date
Florent Kermarrec 2113ecfba8 phy/usddrphy: Add missing iteration on pads.clk when multiple ranks. 2021-11-29 08:30:59 +01:00
Florent Kermarrec 81d318aa46 frontend/dma/LiteDRAMDMAWriter: Set b.ready to 1 on AXI port. 
Avoid having to do it externally.
 2021-11-26 11:51:49 +01:00
Christian Klarhorst 8226dca898 add LPDDR module 2021-11-25 14:18:05 +01:00
Matt Johnston 7560435d07 phy/ecp5ddrphy: Bring back dm_remapping 
This allows swapping UDM/LDM pins. Was removed in
af9abd6ec9
 phy/ecp5ddrphy: remove dm_remapping introduce for VexRiscv-SMP on OrangeCrab...

But is still useful for native port uses of litedram

Add dm_swap parameter to gen.py

Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
 2021-11-17 15:01:36 +08:00
enjoy-digital 78ff236ca7
Merge pull request #283 from antmicro/add-rdimms 
modules: add other RDIMM modules
 2021-11-06 08:30:41 +01:00
enjoy-digital 0eb59ebe88
Merge pull request #284 from hansfbaier/master 
W9825G6KH6 seems to use 8192 refresh cycles not 8000
 2021-11-06 08:30:09 +01:00
Hans Baier c3ec0ab079 W9825G6KH6 seems to use 8192 refresh cycles not 8000 2021-11-06 07:48:06 +07:00
Alessandro Comodi 021f243f6d modules: add other RDIMM modules 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-11-04 14:23:13 +01:00
Matt Johnston 06ca898c69 litedram_gen: Add ECLKBRIDGECS for ECP5 clock 
Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
 2021-11-03 14:06:26 +08:00
Matt Johnston 367231322d litedram_gen: Add pll_locked to ECP5 
Signed-off-by: Matt Johnston <matt@codeconstruct.com.au>
 2021-11-03 14:06:26 +08:00
Florent Kermarrec 3d1d711a43 modules/W9825G6KH6: Avoid specific comments/code. 
We have to keep things simple and avoid specific code preventing maintenance/evolutions.
 2021-11-01 23:03:34 +01:00
enjoy-digital bf7c06371f
Merge pull request #245 from hansfbaier/master 
add support for Winbond W9825G6KH-6 at 50MHz 1:2 rate
 2021-11-01 22:58:25 +01:00
enjoy-digital cea9d00d20
Merge pull request #270 from antmicro/jboc/lpddr5-rebase 
LPDDR5 support
 2021-11-01 22:18:38 +01:00
enjoy-digital 3b47170a0c
Merge pull request #273 from antmicro/rpc-dram-support 
Add RPC DRAM support
 2021-11-01 21:52:36 +01:00
Florent Kermarrec bf9b3609d9 frontend/fifo/LiteDRAMFIFO: Describe parameters. 2021-11-01 21:46:39 +01:00
Florent Kermarrec a8afbe8b08 test/test_refresh: Update. 2021-11-01 15:33:21 +01:00
Florent Kermarrec 5d7adcfa7c core/refresher: Add assert on clk_freq/tREFI ratio. 
Prevent generating a controller with tREFI too low to accept any transaction.
 2021-11-01 14:58:41 +01:00
Jean-François Nguyen 5aad6cd3d1 gen: use sys_clk_freq for SDRAMPHYModel timings, instead of 100MHz. 2021-11-01 14:28:19 +01:00
Alessandro Comodi c7721c4b93 ci: build and install latest verilator 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-10-26 12:40:02 +02:00
Alessandro Comodi f8ac00a8ab lpddr5: sim: add write leveling step as well 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-10-26 12:22:30 +02:00
Alessandro Comodi d7e2c82795 lpddr5: sim: fix non-syncronized pipe in simulation 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-10-26 12:22:30 +02:00
Alessandro Comodi 50ba27eb4c lpddr5: tests: add additional initial tCK delay for bitslip 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-10-26 12:22:30 +02:00
Alessandro Comodi ab130e170a lpddr5: add write leveling support 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-10-26 12:22:30 +02:00
Jędrzej Boczar ed6c7759b5 phy/lpddr5/sim: fix double reset with check_timings=False at high frequency 2021-10-26 12:22:30 +02:00
Jędrzej Boczar 43aef6255e phy/lpddr5: add Verilator tests 2021-10-26 12:22:30 +02:00
Jędrzej Boczar 2989963b9c phy: move regex pattern for parsing SimLogger logs to SimLogger class 2021-10-26 12:22:30 +02:00
Jędrzej Boczar aad7cce8c5 phy/lpddr5/simphy: use the same serialization scheme in S7 PHY to serve as reference 2021-10-26 12:22:30 +02:00
Jędrzej Boczar 6b2a1bc47c phy/lpddr5/s7phy: apply command serialization fixes 2021-10-26 12:22:30 +02:00
Alessandro Comodi abc77f367c lpddr5: wck sync: fix syncing and adjusted unit tests 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-10-26 12:22:30 +02:00
Alessandro Comodi c4273146c1 lpddr5: wck sync: adapt tests as now wck sync is required 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-10-26 12:22:30 +02:00
Alessandro Comodi c9954744df lpddr5: wck sync at every transaction 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-10-26 12:22:30 +02:00
Jędrzej Boczar 95be0be69d phy/lpddr5/sim: fix incorrect write latency in DRAM simulator 2021-10-26 12:22:30 +02:00
Jędrzej Boczar 8c10f1405b phy/lpddr5: delay WCK sync FSM transition by 1 cycle 
With fixed serialization logic WCK sync can be now started later
which avoids the need for special logic when tWCKENL=0.
 2021-10-26 12:22:30 +02:00
Jędrzej Boczar 32a56ffe28 phy/lpddr5: fix command serialization 2021-10-26 12:22:30 +02:00
Alessandro Comodi 05c0720ae2 lpddr5: add MR28 init default config 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-10-26 12:22:30 +02:00
Alessandro Comodi d98b5703fc lpddr5: commands: handle ZQC MPC command 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-10-26 12:22:30 +02:00
Piotr Binkowski d496bd22e5 init: add lpddr5 write leveling settings 2021-10-26 12:22:30 +02:00
Piotr Binkowski 2c2b73442a phy/lpddr5: add PHY for series 7 2021-10-26 12:22:30 +02:00
Piotr Binkowski e4e2aa49b8 phy/lpddr4: extract io helpers to a separate class 2021-10-26 12:22:30 +02:00
Jędrzej Boczar a4fb1a633a phy/lpddr5: do not use dataclasses for Python 3.6 compatibility 2021-10-26 12:22:30 +02:00
Jędrzej Boczar 9795d6902c phy/lpddr5/sim: partially disable DFITimingsChecker when --disable-delay is on 
With --disable-delay the software won't insert delays in between
commands during memory training which results in DFITimingsChecker
reporting timing violations. With this change we disable
DFITimingsChecker until software completes memory initialization.
 2021-10-26 12:22:30 +02:00
Jędrzej Boczar 247641a353 phy/lpddr5/sim: don't check timings when --disable-delay is used 2021-10-26 12:22:30 +02:00
Jędrzej Boczar 0009f6d2be phy/lpddr5/sim: show timing progress when logging timing violation 2021-10-26 12:22:30 +02:00
Jędrzej Boczar 9ef6e4b444 phy/lpddr5/sim: add DFITimingsChecker 2021-10-26 12:22:30 +02:00
Jędrzej Boczar 91f14b2414 phy/lpddr5/sim: add option to wrap the PHY with DFIRateConverter 2021-10-26 12:22:30 +02:00
Jędrzej Boczar e329545ea6 phy/lpddr5/sim: make wr/rd timings correct for both CKR=4 and 2 2021-10-26 12:22:30 +02:00
Jędrzej Boczar 2c8a06ed00 phy/lpddr5/sim: reset FSM to initial state when RESET_n is pulled low 2021-10-26 12:22:30 +02:00
Jędrzej Boczar 59467f8ae6 phy/lpddr5: add a way to send actual NOP instead of DESELECT 2021-10-26 12:22:30 +02:00
Jędrzej Boczar 9c49d80e6b phy/lpddr5: add power-up initialization sequence 2021-10-26 12:22:30 +02:00
Jędrzej Boczar c795bafda7 phy/lpddr5/sim: add verification of initialization sequence 2021-10-26 12:22:30 +02:00