litex-boards/litex_boards/targets
2024-07-05 10:26:28 +02:00
..
__init__.py
adi_adrv2crr_fmc.py
adi_plutosdr.py
alchitry_au.py
alchitry_cu.py
alchitry_mojo.py
alientek_davincipro.py
aliexpress_xc7k70t.py
aliexpress_xc7k420t.py
alinx_ax7010.py
alinx_axau15.py
alinx_axu2cga.py
analog_pocket.py target/analog_pocket: Remove debug (Will be investigated externally). 2023-10-27 15:32:36 +02:00
antmicro_artix_dc_scm.py
antmicro_datacenter_ddr4_test_board.py target/xxx: remove with-uartbone, add_uartbone and deal with case where uartbone is required inconditionnally 2023-10-23 17:43:13 +02:00
antmicro_lpddr4_test_board.py
antmicro_sdi_mipi_video_converter.py targets: Switch to LiteX byte size definitions. 2024-06-13 10:04:19 +02:00
arduino_mkrvidor4000.py
avnet_aesku40.py avnet_aesku40: Expose ethernet/etherbone parameters. 2023-06-13 09:26:07 +02:00
berkeleylab_marble.py
camlink_4k.py
colognechip_gatemate_evb.py
colorlight_5a_75x.py target/xxx: remove with-uartbone, add_uartbone and deal with case where uartbone is required inconditionnally 2023-10-23 17:43:13 +02:00
colorlight_i5.py
colorlight_i9plus.py
decklink_intensity_pro_4k.py
decklink_mini_4k.py
decklink_quad_hdmi_recorder.py
digilent_arty.py #570: Update CAN support with LiteX https://github.com/enjoy-digital/litex/pull/2007. 2024-07-05 10:26:28 +02:00
digilent_arty_s7.py
digilent_arty_z7.py targets: All boards based on Zynq7000: remove csr definition and GP0 connection to the SoC: now handled by zynq700 core CPU 2024-06-19 07:59:24 +02:00
digilent_atlys.py
digilent_basys3.py targets: Import all from litex.gen on all targets. 2023-02-23 09:09:33 +01:00
digilent_cmod_a7.py targets: Switch to LiteX byte size definitions. 2024-06-13 10:04:19 +02:00
digilent_genesys2.py #570: Update CAN support with LiteX https://github.com/enjoy-digital/litex/pull/2007. 2024-07-05 10:26:28 +02:00
digilent_nexys4.py
digilent_nexys4ddr.py targets: Import all from litex.gen on all targets. 2023-02-23 09:09:33 +01:00
digilent_nexys_video.py
digilent_pynq_z1.py
digilent_zedboard.py
ebaz4205.py targets: Import all from litex.gen on all targets. 2023-02-23 09:09:33 +01:00
efinix_t8f81_dev_kit.py
efinix_titanium_ti60_f225_dev_kit.py
efinix_trion_t20_bga256_dev_kit.py
efinix_trion_t20_mipi_dev_kit.py
efinix_trion_t120_bga576_dev_kit.py
efinix_xyloni_dev_kit.py
ego1.py
enclustra_mercury_kx2.py
enclustra_mercury_xu5.py targets: Import all from litex.gen on all targets. 2023-02-23 09:09:33 +01:00
fairwaves_xtrx.py
fpc_iii.py
fpgawars_alhambra2.py
gadgetfactory_papilio_pro.py
gsd_butterstick.py
gsd_orangecrab.py gsd_orangecrab: Add --without_dfu_rst argument to allow disabling reset to DFU on Button press. 2024-03-11 17:23:42 +01:00
hackaday_hadbadge.py
hseda_xc7a35t.py
ice_v_wireless.py
icebreaker.py
icebreaker_bitsy.py
isx_im1283.py
jungle_electronics_fireant.py
kosagi_fomu.py
kosagi_netv2.py targets: Import all from litex.gen on all targets. 2023-02-23 09:09:33 +01:00
krtkl_snickerdoodle.py
lambdaconcept_ecpix5.py targets/lambdaconcept_ecpix5.py: allows configuring eth_ip/remote_ip/dynamic 2024-06-14 15:58:25 +02:00
lattice_certuspro_nx_evn.py
lattice_certuspro_nx_vvml.py
lattice_crosslink_nx_evn.py
lattice_crosslink_nx_vip.py
lattice_ecp5_evn.py
lattice_ecp5_vip.py targets: Import all from litex.gen on all targets. 2023-02-23 09:09:33 +01:00
lattice_ice40up5k_evn.py
lattice_versa_ecp5.py targets: Import all from litex.gen on all targets. 2023-02-23 09:09:33 +01:00
limesdr_mini_v2.py
linsn_rv901t.py
litex_acorn_baseboard.py
litex_acorn_baseboard_mini.py targets/litex_acorn_baseboard_mini: Switch to _litex_acorn_baseboard_mini_io. 2024-06-27 14:23:43 +02:00
logicbone.py
machdyne_konfekt.py machdyne: switch to LiteXArgumentParser; add mozart ml2+mx1 and vivaldi ml1 2024-06-22 11:26:43 +02:00
machdyne_kopflos.py machdyne: switch to LiteXArgumentParser; add mozart ml2+mx1 and vivaldi ml1 2024-06-22 11:26:43 +02:00
machdyne_krote.py
machdyne_lakritz.py
machdyne_minze.py machdyne: switch to LiteXArgumentParser; add mozart ml2+mx1 and vivaldi ml1 2024-06-22 11:26:43 +02:00
machdyne_mozart_ml1.py
machdyne_mozart_ml2.py
machdyne_mozart_mx1.py
machdyne_noir.py
machdyne_schoko.py
machdyne_vanille.py
machdyne_vivaldi_ml1.py
micronova_mercury2.py
mist.py
mnt_rkx7.py
muselab_icesugar.py
muselab_icesugar_pro.py
myminieye_runber.py
newae_cw305.py
numato_aller.py
numato_mimas_a7.py
numato_nereid.py
numato_tagus.py
ocp_tap_timecard.py
olimex_gatemate_a1_evb.py
opalkelly_xem8320.py opalkelly_xem8320: Review and update to recent LiteX changes. 2023-03-01 09:16:51 +01:00
pano_logic_g2.py
qmtech_5cefa2.py
qmtech_5cefa5.py qmtech altera boards: sdram io properties for more speed 2024-03-30 20:43:41 +07:00
qmtech_10cl006.py
qmtech_artix7_fbg484.py
qmtech_artix7_fgg676.py qmtech_artix7_fgg676: fix wrong memory chip type 2024-03-29 08:41:19 +07:00
qmtech_ep4ce15_starter_kit.py
qmtech_ep4cex5.py
qmtech_ep4cgx150.py qmtech altera boards: sdram io properties for more speed 2024-03-30 20:43:41 +07:00
qmtech_kintex7_devboard.py
qmtech_wukong.py
qmtech_xc7a35t.py
qmtech_xc7k325t.py
quicklogic_quickfeather.py targets/quicklogic_quickfeather: updated qlal4s3b_cell_macro Clock and Reset signals (similar fix to #1797) 2024-05-30 08:37:14 +02:00
qwertyembedded_beaglewire.py targets: Switch to LiteX byte size definitions. 2024-06-13 10:04:19 +02:00
radiona_ulx3s.py targets: Import all from litex.gen on all targets. 2023-02-23 09:09:33 +01:00
radiona_ulx4m_ld_v2.py targets: Import all from litex.gen on all targets. 2023-02-23 09:09:33 +01:00
rcs_arctic_tern_bmc_card.py
redpitaya.py
rz_easyfpga.py
saanlima_pipistrello.py
scarabhardware_minispartan6.py targets: Import all from litex.gen on all targets. 2023-02-23 09:09:33 +01:00
seeedstudio_spartan_edge_accelerator.py target/xxx: remove with-jtagbone, add_jtagbone and deal with case where jtagbone is required inconditionnally 2023-10-23 17:16:57 +02:00
siglent_sds1104xe.py siglent_sdr1104xe: Update IP/MAC addresses. 2024-07-02 17:09:23 +02:00
simple.py targets: Import all from litex.gen on all targets. 2023-02-23 09:09:33 +01:00
sipeed_tang_mega_138k_pro.py
sipeed_tang_nano.py
sipeed_tang_nano_4k.py
sipeed_tang_nano_9k.py
sipeed_tang_nano_20k.py
sipeed_tang_primer.py targets/CRG: Add rst signal when missing. 2023-07-26 16:56:27 +02:00
sipeed_tang_primer_20k.py sipeed_tang_primer_20k: Fix DDR3 module, SoC reset and remove DDR3 debug code. 2023-08-29 16:50:17 +02:00
sipeed_tang_primer_25k.py
sitlinv_a_e115fb.py
sitlinv_stlv7325_v1.py
sitlinv_stlv7325_v2.py
sitlinv_xc7k420t.py
sqrl_acorn.py
sqrl_fk33.py target/xxx: remove with-jtagbone, add_jtagbone and deal with case where jtagbone is required inconditionnally 2023-10-23 17:16:57 +02:00
sqrl_xcu1525.py targets: Import all from litex.gen on all targets. 2023-02-23 09:09:33 +01:00
terasic_de0nano.py
terasic_de1soc.py
terasic_de2_115.py terasic_de2_115: Cosmetic cleanup. 2023-11-06 19:21:53 +01:00
terasic_de10lite.py
terasic_de10nano.py
terasic_deca.py target/xxx: remove with-uartbone, add_uartbone and deal with case where uartbone is required inconditionnally 2023-10-23 17:43:13 +02:00
terasic_sockit.py
tinyfpga_bx.py
trellisboard.py
trenz_c10lprefkit.py targets: Import all from litex.gen on all targets. 2023-02-23 09:09:33 +01:00
trenz_cyc1000.py
trenz_max1000.py
trenz_te0725.py
trenz_tec0117.py
tul_pynq_z2.py targets: Import all from litex.gen on all targets. 2023-02-23 09:09:33 +01:00
xilinx_ac701.py
xilinx_alveo_u200.py
xilinx_alveo_u250.py
xilinx_alveo_u280.py
xilinx_kc705.py xilinx_kc705: Minor Cleanup/Update. 2024-03-27 08:48:05 +01:00
xilinx_kcu105.py
xilinx_kv260.py
xilinx_vc707.py
xilinx_vcu118.py
xilinx_vcu128.py
xilinx_zc706.py
xilinx_zcu102.py
xilinx_zcu104.py
xilinx_zcu106.py
xilinx_zcu216.py
xilinx_zybo_z7.py
ztex213.py