1281a463d6
litescope/bridge: create a generic wishbone bridge that can be used with different phys (the phy needs to provide a sink/source with 8bits data).
...
- we can now pass a phy to LiteScopeWishboneBridge
- LiteScopeUART2Wishbone is only a specific LiteScopeWishboneBridge
- UART mux is removed since complicated and no longer useful (we can now create easily virtual UART over Ethernet, USB or PCIe) or simply add another UART for debug.
2015-05-01 17:51:18 +02:00
40abd66d69
litescope: more pep8 (when convenient), should be almost OK
2015-04-13 13:56:24 +02:00
13e4d7c525
litescope: pep8 (E302)
2015-04-13 13:18:21 +02:00
1328328540
litescope: pep8 (replace tabs with spaces)
2015-04-13 13:09:44 +02:00
f65c0a3c95
adapt LiteScope to new SoC
2015-04-01 22:46:24 +02:00
a874f85854
litescope: use CRG from Migen
2015-03-17 11:52:54 +01:00
649cdeb265
liteXXX cores: use new uart and import FlipFlop/Counter/Timeout from Migen
2015-03-01 16:48:41 +01:00
b32a0e6f9e
liteeth: create example design derived from SoC that can be used on all targets with Ethernet pins
2015-02-28 23:33:00 +01:00
5c43d4d091
litescope: create example design derived from SoC that can be used on all targets
2015-02-28 22:19:24 +01:00
69e869893d
remane GenSoC to SoC (more coherent and we will add support for multiple SoCs with their own Wisbbone/CSR buses in the future)
2015-02-28 11:36:15 +01:00
df0ba1b03c
litescope: create example_designs directory
2015-02-28 10:42:12 +01:00
Florent Kermarrec