e4c0b4a11f
phy: remove ALIGN primitives on RX path
2014-12-11 18:35:56 +01:00
f976b65cf1
link: add auto-check on link_tb
2014-12-06 14:35:18 +01:00
0f50eab880
link: fix CONT on RX path
2014-12-06 01:23:03 +01:00
21a279af72
link: test HOLD on RX path
2014-12-05 21:27:26 +01:00
c28067d672
link: test RX path
2014-12-05 20:26:09 +01:00
b238c41b26
link_tb: use LinkTXPacket and LinkRXPacket from bfm
2014-12-05 18:00:02 +01:00
e900b9031c
move test
2014-12-05 17:48:01 +01:00
6f96338962
bfm: add FIS decoding/encoding
2014-12-05 01:13:55 +01:00
9da1f7fcbb
bfm: rewrite it and split Physical / Link layers
2014-12-04 23:43:21 +01:00
6e6243e983
transport: define FIS layouts
2014-12-03 16:53:20 +01:00
ddd4b65f44
link: split SATALinkLayer in SATALinkLayerTX and SATALinkLayerRX
2014-12-03 15:29:01 +01:00
d3974882e4
link: manage CONT on RX path
2014-12-03 11:50:31 +01:00
47a5a9529b
link: manage CONT on TX path
2014-12-03 11:12:26 +01:00
cab5b7b8f8
link: simplify BFM
2014-12-03 09:17:51 +01:00
6cc8686402
link: manage hold
2014-12-03 02:06:43 +01:00
ed97f378ff
link: add CRC check to BFM
2014-12-02 20:02:43 +01:00
f2757ef8dd
link: fix link_tb (due to others modifications)
2014-12-02 19:53:13 +01:00
31b9132dd9
link: improve and clean up crc_tb, scrambler_tb
2014-12-02 19:24:46 +01:00
2b7779d3b6
link: wip bfm
2014-11-12 18:20:34 +01:00
b423c1df4b
link: prepare simulation
2014-11-11 18:47:34 +01:00
64ed34b35a
clean up
2014-11-11 16:15:28 +01:00
705819f885
use new EndpointDescription
2014-11-11 14:54:54 +01:00
67aaf09b53
link: SATALinkLayer skeleton
2014-11-11 12:29:37 +01:00
294855e292
phy: use primitives dict and use only sata.std
2014-11-11 10:19:24 +01:00
30964db4a1
phy: send 2 ALIGN primitives every 256 DWORDs
2014-11-11 09:57:43 +01:00
353e7fc13b
link: add SATALinkLayer skeleton (wip)
2014-11-04 22:55:31 +01:00
8f6354f2a3
link: improve crc_tb/ preamble_tb and increase length
2014-11-04 17:06:03 +01:00
c810009387
link: add Scrambler and testbench
2014-11-04 16:40:21 +01:00
8062298668
link: add CRC and testbench
2014-11-04 10:33:11 +01:00
449daedab7
sata/link: add crc and scrambler C models from SATA specification
2014-11-03 18:11:14 +01:00
47b5ff5e33
move code and create a directory for each layer
2014-11-03 17:38:12 +01:00
25e0ccae9a
remove DRP ports (won't be used for now)
2014-10-28 11:33:15 +01:00
3f7406a937
various fixes and simplifications, SATA1 & SATA2 OK
2014-10-28 02:15:19 +01:00
e2cbb3a048
platforms: merge but keep support for iMPACT for now (xc3sprog need to be tested on Windows)
2014-10-24 12:32:08 +02:00
bbfce2b707
ctrl: drive txcomwake and not gtx.txcomwake in K7SATAPHYDeviceCtrl
2014-10-16 10:38:26 +02:00
b284819d18
revert simulation design and add wave
2014-09-30 11:10:15 +02:00
110580eb2e
add .payload. to Sink and Source to be compatible with upstream Migen
2014-09-30 11:03:36 +02:00
f5001751d0
instanciate GTXE2_COMMON (seems recommended in AR43339)
2014-09-30 10:57:52 +02:00
cf084fd079
test to visualize OOB with Miscope
2014-09-30 10:17:15 +02:00
bc5b23b808
use SGMII clk (125MHz) and SFP for test on KC705
2014-09-30 09:07:15 +02:00
d47917e480
simplify and clean up
2014-09-30 00:50:03 +02:00
0791b9e2e4
sim working
2014-09-29 17:12:02 +02:00
b47153fbfa
fix alignment (still some transmissions errors --> need to check clocks and resets)
2014-09-29 15:37:35 +02:00
ed752758b0
fix and simplify ctrl fsms, OOB OK, align KO
2014-09-27 17:45:46 +02:00
2f769e4e4e
gtx: add resynchronization on control signals
2014-09-27 17:26:05 +02:00
f23c5aa724
mmcm: configure default divider with default_speed
2014-09-27 16:22:40 +02:00
45f7f8aff5
add tx_reset_fsm and rx_reset_fsm
2014-09-27 16:10:39 +02:00
c27f24c4c0
reorganize code
...
- use sys_clk of 166.66MHz and using it instead of sata clk.
- rename clocking to CRG since it also handles resets.
- create datapath and move code from gtx.
2014-09-27 15:34:28 +02:00
879478a6e4
clocking: clean up and add comments
2014-09-27 13:33:43 +02:00
387cf90cf8
host and device communicate with OOB, now need to fix ctrl
2014-09-26 23:30:30 +02:00
Florent Kermarrec