Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
7,174 Commits 42 Branches 14 Tags 30 MiB
Commit Graph

53 Commits

Author SHA1 Message Date
Florent Kermarrec 54623dbe26 litex_setup: Update picolibc url (now on litex-hub). 2021-09-27 18:15:10 +02:00
Florent Kermarrec 746d698b49 litex_setup.py: Revert LiteX url. 2021-09-27 16:15:16 +02:00
Michal Sieron 514754bedf Get pythondata-software-picolibc from antmicro 2021-09-16 10:41:05 +02:00
Michal Sieron fc0fa88e33 Update litex_setup.py to use forked codebase 2021-09-16 10:41:05 +02:00
Florent Kermarrec 78c1751c47 litex_setup: Use fixed version of opentitan for ibex CPU. (ibex has evolved since initial support). 2021-08-13 16:27:50 +02:00
Florent Kermarrec bd1463514b litex_setup: Remove Travis specific code (CI no longer run on Travis). 2021-06-08 10:49:28 +02:00
Florent Kermarrec acebc949c6 litex_setup: Add USB OHCI pythondata. 2021-06-01 10:29:49 +02:00
Florent Kermarrec 82c1f5dccb litex_setup/ibex: add pythondata-misc-opentitan to litex_setup and use it for Ibex CPU. 2021-02-17 08:07:07 +01:00
Florent Kermarrec 61034fe0f9 litex_setup/update: do a git submodule update --init --recursive on repos with recursive set to True. 
Simplify for example pythondata-cpu-vexriscv-smp updates.
 2021-01-27 07:55:59 +01:00
Florent Kermarrec b9e0c95c18 cpu/microwatt: use 0xf9807b6 and fix compilation, working with IRQs :) 
Tested with:
/arty.py --cpu-type=microwatt --cpu-variant=standard+irq --integrated-rom-size=0x10000 --build --load

        __   _ __      _  __
       / /  (_) /____ | |/_/
      / /__/ / __/ -_)>  <
     /____/_/\__/\__/_/|_|
   Build your hardware, easily!

 (c) Copyright 2012-2020 Enjoy-Digital
 (c) Copyright 2007-2015 M-Labs

 BIOS built on Dec 30 2020 15:59:16
 BIOS CRC passed (fb76e85d)

 Migen git sha1: d42aa6f
 LiteX git sha1: 74844db3

--=============== SoC ==================--
CPU:		Microwatt @ 100MHz
BUS:		WISHBONE 32-bit @ 4GiB
CSR:		32-bit data
ROM:		64KiB
SRAM:		8KiB
L2:		8KiB
SDRAM:		262144KiB 16-bit @ 800MT/s (CL-6 CWL-5)

--========== Initialization ============--
Initializing SDRAM @0x40000000...
Switching SDRAM to software control.
Write latency calibration:
m0:0 m1:0
Read leveling:
  m0, b0: |00000000000000000000000000000000| delays: -
  m0, b1: |00000000000011111111111111100000| delays: 19+-07
  m0, b2: |00000000000000000000000000001111| delays: 30+-02
  m0, b3: |00000000000000000000000000000000| delays: -
  m0, b4: |00000000000000000000000000000000| delays: -
  m0, b5: |00000000000000000000000000000000| delays: -
  m0, b6: |00000000000000000000000000000000| delays: -
  m0, b7: |00000000000000000000000000000000| delays: -
  best: m0, b01 delays: 19+-07
  m1, b0: |00000000000000000000000000000000| delays: -
  m1, b1: |00000000000011111111111111000000| delays: 19+-07
  m1, b2: |00000000000000000000000000001111| delays: 30+-01
  m1, b3: |00000000000000000000000000000000| delays: -
  m1, b4: |00000000000000000000000000000000| delays: -
  m1, b5: |00000000000000000000000000000000| delays: -
  m1, b6: |00000000000000000000000000000000| delays: -
  m1, b7: |00000000000000000000000000000000| delays: -
  best: m1, b01 delays: 19+-06
Switching SDRAM to hardware control.
Memtest at 0x0000000040000000 (2MiB)...
  Write: 0x40000000-0x40200000 2MiB
   Read: 0x40000000-0x40200000 2MiB
Memtest OK
Memspeed at 0x0000000040000000 (2MiB)...
  Write speed: 32MiB/s
   Read speed: 54MiB/s

--============== Boot ==================--
Booting from serial...
Press Q or ESC to abort boot completely.
sL5DdSMmkekro
Timeout
No boot medium found

--============= Console ================--

litex>
 2020-12-30 16:20:20 +01:00
Florent Kermarrec c169494793 litex_setup: detect and allow execution from a cloned LiteX repository. 
Others dependencies will be installed alongside the Litex repository.
 2020-09-10 13:19:34 +02:00
Florent Kermarrec 59b95fad9c litex_setup: fix vexriscv-smp repository. 2020-07-28 16:56:32 +02:00
Dolu1990 aa57c7a25e soc/cores/cpu/vexriscv_smp integration 2020-07-28 16:20:16 +02:00
Florent Kermarrec a01d08e5b5 litex_setup.py: update microwatt. 2020-06-10 15:03:23 +02:00
Florent Kermarrec b23702ecc4 litex_setup/pythondata-cpu-cv32e40p: clone in recursive mode. 2020-05-22 15:43:00 +02:00
enjoy-digital 4c4cd335de
Merge pull request #535 from antmicro/arty-cv32e40p 
Add support for the CV32E40P RISC-V CPU
 2020-05-22 13:44:10 +02:00
Piotr Binkowski 2903b1bf80 litex_setup: add pythondata for cv32e40p 2020-05-20 13:46:37 +02:00
Florent Kermarrec d71152ef66 litex_setup: move requests import to avoid having to install it on travis. 2020-05-20 11:30:50 +02:00
Florent Kermarrec d389005550 litex_setup: add automatic update of litex_setup (because it also changes) and be sure we are on master branch before update. 2020-05-20 09:10:53 +02:00
Florent Kermarrec 6f8f0d2346 litex_setup: add litehyperbus and remove hyperbus core/test. 2020-05-19 15:49:25 +02:00
Florent Kermarrec 55c0ddab36 litex_setup: add sha1 support on git clone/pull and fix microwatt to a specific sha1. 
The pythondata are generated automatically from external sources, some of them are
stable, some others still under development, so allow specifying a specific sha1
commit for sources that are moving and breaking LiteX support.
 2020-05-19 13:27:12 +02:00
sadullah 5e4a436089 Vivado Command Update for Systemverilog 
Add BlackParrot to LiteX setup file
 2020-05-12 03:05:41 -04:00
Florent Kermarrec c06a127909 cpu/microwatt: add pythondata and fix build with it. 2020-05-04 08:46:25 +02:00
Florent Kermarrec bd8a410047 cpu/minerva: add pythondata and use it to compile the sources. 2020-05-01 20:12:02 +02:00
Florent Kermarrec e4a4659d4d litex_setup: add nmigen dependency (used to generate Minerva CPU). 
This also requires Yosys, but Yosys is already expected to be installed separately.
 2020-05-01 19:10:13 +02:00
Florent Kermarrec 6d0896de1d cpu/serv: switch to pythondata package instead of local git clone. 2020-04-28 10:34:39 +02:00
Florent Kermarrec ff61b1f6fa litex_setup: disable automatic clone of BlackParrot/Microwatt CPUs, reorder LiteX data. 
The support is not fully finished, so let the user install the pythondata for these CPUs manually with pip.
 2020-04-28 09:01:06 +02:00
enjoy-digital 317ea7edd1
Merge branch 'master' into litex-sm2py 2020-04-27 22:24:10 +02:00
Florent Kermarrec a8bf02167a litex_setup: raise exception on update if repository has been been initialized. 2020-04-12 19:46:56 +02:00
Tim 'mithro' Ansell ebcb2a4406 Rename litex-data-XXX-YYY to pythondata-XXX-YYY 2020-04-11 18:37:06 -07:00
Tim 'mithro' Ansell a39a4ec2ed Only allow fast-forward pulls. 2020-04-11 18:37:06 -07:00
Tim 'mithro' Ansell 119985f353 Use the current directory you are running. 2020-04-11 18:37:06 -07:00
Tim 'mithro' Ansell 3ae4f8f2de Adding missing vexriscv CPU. 2020-04-11 18:37:06 -07:00
Tim 'mithro' Ansell ac3fd794f9 Adding missing comma. 2020-04-11 18:37:06 -07:00
Tim 'mithro' Ansell 3964565e15 Fixed quotes in `litex_setup.py` 2020-04-11 18:37:06 -07:00
Tim 'mithro' Ansell d5a21a7522 Converting litex to use Python modules. 2020-04-11 18:37:06 -07:00
Florent Kermarrec 3f1159fa0b litex_setup: reorganize a bit, add separators/comments. 2020-04-07 11:05:36 +02:00
Tim 'mithro' Ansell 9e324d9e16 Remove symlinking step. 2020-04-06 17:57:32 -07:00
Tim 'mithro' Ansell 7f0ecddfb2 Use shutil.unpack_archive. 2020-04-06 17:45:55 -07:00
Tim 'mithro' Ansell a1dd8fc883 Ignore SSL errors on CI. 2020-04-06 17:36:09 -07:00
Tim 'mithro' Ansell 2b2aff1274 Improve the path messages a little. 2020-04-06 17:27:24 -07:00
Tim 'mithro' Ansell 6adabae730 Adding SiFive RISC-V toolchain downloading to litex_setup.py 2020-04-06 16:51:14 -07:00
Tim 'mithro' Ansell 59b7db63b1 Fix alignments. 2020-04-06 16:51:14 -07:00
Tim 'mithro' Ansell dd59dac571 litex_setup: Use subprocess so failures are noticed. 
os.system doesn't report if any of the commands fail. This means that if
something goes wrong it happily reports success making it hard to debug
issues.
 2020-04-06 11:27:40 -07:00
Piotr Binkowski ff04869c62 litex_setup: add litespi core 2020-03-30 13:43:45 +02:00
Florent Kermarrec ab4a5d1dc1 litex_setup: add litejesd204b 2019-10-04 10:00:45 +02:00
Florent Kermarrec 3e30c64842 litex_setup: add litex-boards 2019-08-26 09:28:58 +02:00
atommann a45dbee54f changing http to https 2019-08-17 16:02:10 +08:00
Florent Kermarrec ecf999b8c7 soc/cores: add usb_fifo with FT245 USB FIFO PHY from LiteUSB, deprecate LiteUSB 
LiteUSB was not up to date was not a real USB PHY but was just providing USB FIFO PHYs.
New true USB cores are now available: Daisho, ValentyUSB, so it's better using
then for true USB support. We only keep the FT245 FIFO PHY in LiteX that can be
useful to interface with USB2/USB3 USB FIFOs.
 2019-06-24 10:58:36 +02:00
Florent Kermarrec 228f286747 litex_setup: revert default install behaviour but add --user support 2019-04-23 14:53:00 +02:00