14e196ab5d
soc/cores/clock: create directory and split code in separate files to ease maintenance/adding new devices.
...
clock.py was originally created/prototyped for 7-Series FPGAs, but has since been extended to almost all
FPGA devices supported by LiteX making it large enough to justify the split.
soc/cores/clock/__init__.py provides the retro-compatibily layer.
2020-11-09 10:33:12 +01:00
036ea48a4d
update constraints to be in-line with litex methodology
2020-11-09 16:43:01 +08:00
383ea3e252
Merge pull request #692 from davidcorrigan714/master
...
Lattice NX PLL Support
2020-11-09 09:33:01 +01:00
a6fd7b5d37
Lattice NX PLL Support
2020-11-08 20:34:10 -06:00
b59711f89f
Merge remote-tracking branch 'origin/master'
2020-11-08 14:35:41 +08:00
2c36098f45
libcompiler_rt: Remove duplicate mulsi3.o in Makefile
2020-11-08 03:21:39 +01:00
09ecd9abc9
Make commUDP more reliable in case of bad Ethernet connection
2020-11-07 11:32:50 +01:00
1c039389f2
Fix check for wrong named attributes
2020-11-07 11:13:51 +01:00
d892c6f8f5
minor bug fixes in spi writing; USB-based flashing is not working
2020-11-07 03:57:46 +08:00
9359aa0688
tools/litex_server: revert CommUDP's max length to 4 now that https://github.com/enjoy-digital/liteeth/issues/52 is fixed).
2020-11-06 19:50:25 +01:00
9fe3a42072
software/liblitedra/sdram: minor cleanup, use identical delay after each delay increment.
2020-11-06 16:11:25 +01:00
d1ef64f9fd
tools/litex_server: revert CommUDP's max_length to 1.
...
https://github.com/enjoy-digital/liteeth/issues/52 needs to be investigated before enabling _read_merger
on UDP.
2020-11-06 13:01:56 +01:00
996be95725
tools/litex_sim: also add CPU's dbus to analyzer_signals (to demonstrate triggers in wiki).
2020-11-06 12:49:43 +01:00
fc59bcd833
add facility for burst writing and fix pp4b command bug
2020-11-06 04:43:23 +08:00
61c009a393
revert get_data_mod change (Vexrisv SMP repo has been renamed to pythondata-cpu-vexriscv_smp).
2020-11-05 19:55:18 +01:00
c088cd5d22
cores/clock: only use locked on AsyncResetSynchronizer (already falling on reset) and add delay to reset to prevent interlocks with BIOS reboot command on Xilinx devices.
2020-11-05 19:43:11 +01:00
3e47a6e48b
get_data_mod: fix error message when module not found (pythondata modules are named only with "-" and not "_").
2020-11-05 15:58:32 +01:00
65f19b5c4a
integration/soc/add_sdram: add with_bist parameter to add LiteDRAM's BIST.
...
sdram_bist command will then be available in the BIOS:
litex> sdram_bist
sdram_bist <burst_length> <random>
litex> sdram_bist 256 0
Starting SDRAM BIST with burst_length=256 and random=0
WR-SPEED(MiB/s) RD-SPEED(MiB/s) TESTED(MiB) ERRORS
473 455 0 0
473 455 25 0
473 455 50 0
473 455 75 0
473 455 100 0
473 455 125 0
473 455 150 0
473 455 175 0
473 455 200 0
473 455 225 0
WR-SPEED(MiB/s) RD-SPEED(MiB/s) TESTED(MiB) ERRORS
473 455 250 0
473 455 275 0
473 455 300 0
473 455 325 0
473 455 350 0
473 455 375 0
473 455 400 0
473 455 425 0
473 455 450 0
473 455 475 0
WR-SPEED(MiB/s) RD-SPEED(MiB/s) TESTED(MiB) ERRORS
473 455 500 0
473 455 525 0
473 455 550 0
473 455 575 0
473 455 600 0
473 455 625 0
litex>
2020-11-05 13:41:37 +01:00
97b35a0771
software/liblitedram/bist: update generator/checker control to configure end CSR.
2020-11-05 13:39:48 +01:00
3dffdbf628
build/xilinx: add missing \n on error reporting.
2020-11-04 11:32:25 +01:00
897b2ea412
boards/targets: add rst signal to CRG to allow full reset of the SoC on reboot command.
2020-11-04 11:15:04 +01:00
ffc554dede
soc/integration/core: Connect SoCController's reset to CRG.rs do full reset of the SoC with reboot when signals are presents.
2020-11-04 10:58:16 +01:00
2c504783ca
bios/cmd/cmd_bios: add leds command to set leds value.
...
Can be used as a first/simple/visual example to start interacting with the hardware from the CPU/BIOS.
2020-11-04 10:22:14 +01:00
db836e8e5d
build: add toolchain check before running build script and improve error reporting.
2020-11-04 09:42:18 +01:00
6e806ce60c
refactor SPI DOPI interface to support arbitrary commands, not jsut reads
...
lays the groundwork for doing page programming and sector erasing
2020-11-04 04:39:47 +08:00
f8cadc7b04
software/liblitesata/init: avoid reset when SATA PHY already ready (gateware is already hotplug capable).
2020-11-03 19:20:43 +01:00
b8d48385f6
Merge pull request #684 from sergachev/master
...
cores/cpu/zynq7000: fix axi hp slave registration
2020-11-03 14:53:10 +01:00
99b103998d
software/liblitedram: expose sdram_bist_loop.
2020-11-03 13:03:45 +01:00
9d94bcdef7
boards/platforms: cleanup pass to uniformize comments/separators/orders.
2020-11-03 10:59:12 +01:00
b63e2d3b94
boards/platforms: remove pcie_screamer (we'll add it to litex-boards).
2020-11-03 10:53:26 +01:00
cc652dda77
cores/cpu/zynq7000: fix axi hp slave registration
2020-11-03 00:55:16 +01:00
081d883421
targets/kc705: revert sys_clk_freq to 150MHz.
2020-11-02 19:52:28 +01:00
c1c095fdd4
targets/nexys_video: add SATA support.
2020-11-02 19:46:11 +01:00
cc95d89a6f
boards/kc705: update sata integration.
2020-11-02 19:01:10 +01:00
5b4e4a3b4a
CHANGES: update.
2020-10-30 15:41:36 +01:00
d18157edde
software/bios/cmd_litesata: add sata_init/sata_write commmands.
2020-10-30 15:38:45 +01:00
cb1badb173
software/liblitesata: add sata_write and update #ifdefs.
2020-10-30 15:38:17 +01:00
638d28d8d4
soc/sata: fix typo in Mem2Sector DMA.
2020-10-30 15:37:20 +01:00
060bbf1d59
soc/sata: add write support with LiteSATAMem2SectorDMA.
2020-10-30 12:20:12 +01:00
c4a6fe7d96
soc/sata: update SATA integration (LiteSATABlock2MemDMA renamed to LiteSATASector2MemDMA).
2020-10-30 12:09:34 +01:00
7bcf8cb752
software/liblitedram: switch to uint32_t (as workaround for #322 ) and expose burst_length/random parameters to sdram_bist command.
2020-10-29 18:31:47 +01:00
07503d22ac
soc/software: move FatFs to libfatfs (avoid duplication in liblitesdcard/liblitesata).
2020-10-29 15:06:02 +01:00
b9ceed0f74
integration/soc/sata: fix sys_clk_freq vs sata_freq_clk check.
2020-10-29 10:50:10 +01:00
e7ad705359
integration/soc: add initial SATA integration with DMA read support.
2020-10-29 10:15:46 +01:00
e8c39ec3d2
add generic command processing state machine
...
facilitates page writes and sector erases
first commit, debugging now commencing
2020-10-29 05:09:18 +08:00
9b123f7c9a
software/liblitesata: implement sata_init with new CSR registers.
2020-10-28 19:55:19 +01:00
1fca7b9a91
software/liblitesata/sata_read: handle errors.
2020-10-28 18:59:36 +01:00
2bb46b305b
software/liblitesata: fix warning, typo, add TODO.
2020-10-27 09:39:01 +01:00
c0ba03ef66
targets/kc705: add initial SATA support.
2020-10-26 15:14:40 +01:00
4127af36b5
soc/software: add initial minimal LiteSATA support (allow booting from SATA drive).
2020-10-26 15:13:56 +01:00
Florent Kermarrec
bunnie
davidcorrigan714
Arnaud Durand
rprinz08
Ilia Sergachev