40cbe3a952
fix interrupt_name
2019-06-02 20:52:31 +02:00
b300c32103
test/test_targets: add de2_115, de1soc
2019-06-02 19:22:09 +02:00
220e2bdc6e
boards/platform/arty: add Arty A7-100 variant
2019-06-02 19:10:44 +02:00
8e6ecfb974
Merge pull request #189 from open-design/terasic-boards
...
Add support for Terasic DE2-115 and Terasic DE1-SoC boards
2019-06-02 18:40:57 +02:00
9682189b40
Merge pull request #190 from sutajiokousagi/pr_c99_types
...
update stdint.h to include c99 types
2019-06-02 08:15:52 -07:00
6cf1a814eb
boards: add Terasic DE2-115 initial support
...
See https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=139&No=502&PartNo=1
for board details.
Signed-off-by: Antony Pavlov <antonynpavlov@gmail.com>
2019-06-02 11:33:10 +03:00
037259917a
boards: add Terasic DE1-SoC Board support
...
See https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=836
for board details.
Signed-off-by: Antony Pavlov <antonynpavlov@gmail.com>
2019-06-02 11:26:21 +03:00
a48858f828
Merge pull request #188 from gsomlo/gls-csr-cleanup
...
Miscellaneous cleanup patches
2019-05-30 22:40:39 +02:00
273a3ea15d
soc/integration/cpu_interface: improve code legibility
...
Factor out code appearing in both branches of an if/else.
2019-05-29 10:07:43 -04:00
08a811b1a5
soc/interconnect/gearbox: add msb_first/lsb_first order
2019-05-29 10:25:25 +02:00
675f78304e
boards/targets/arty: generate 25MHz ethernet clock with S7PLL
...
Allow ethernet to work when sys_clk_freq != 100MHz
2019-05-28 09:55:06 +02:00
d7b00c8c4d
Merge pull request #187 from open-design/indent
...
litex/boards/targets: don't use tab for indentation
2019-05-26 03:01:31 -07:00
26e6355fd6
litex/boards/targets: don't use tab for indentation
...
Fix pep8 E101 "indentation contains mixed spaces and tab" error.
Signed-off-by: Antony Pavlov <antonynpavlov@gmail.com>
2019-05-26 12:00:03 +03:00
5109511259
soc/interconnect/axi: add round/robin arbitration between writes/reads
2019-05-25 10:02:31 +02:00
0fb6342f7b
travis: update RISC-V toolchain
2019-05-25 09:30:54 +02:00
961101d809
bios/irc: remove compilation workaround
2019-05-25 09:24:48 +02:00
cd543b290c
README: update RISC-V toolchain
2019-05-25 09:24:25 +02:00
7e837bf1d0
.gitmodules/rocket: switch to https://github.com/enjoy-digital/rocket-litex-verilog
2019-05-24 10:39:48 +02:00
712977a0cf
software/bios/isr.c: workaround compilation issue (need to be fixed)
2019-05-24 10:18:50 +02:00
28ba8b3201
soc/integration/soc_core: revert default mem_map (do specific RocketChip remapping for now)
2019-05-24 10:18:32 +02:00
cf369c437c
boards/targets: revert default sys_clk_freq on nexys4ddr/versa_ecp5 (but add parameter to configure it)
2019-05-24 10:18:26 +02:00
aa640f2999
Merge pull request #186 from gsomlo/gls-rocket
...
Experimental Support for 64-bit RocketChip
2019-05-24 10:15:02 +02:00
019fd94005
fixup: generated-verilog submodule for experimental Rocket support
...
FIXME: This patch uses https://github.com/gsomlo/rocket-litex-verilog ,
however in the long term it would perhaps be better if enjoy-digital
hosted the generated-verilog repository.
Once that's in place, I'd be happy to re-spin (and squash) this patch
on top of its parent -- GLS
2019-05-23 18:22:37 -04:00
1a530cf27d
soc/cores/cpu/rocket: Support for 64-bit RocketChip (experimental)
...
Simulate a Rocket-based 64-bit LiteX SoC with the following command:
litex/tools/litex_sim.py [--with-sdram] --cpu-type=rocket
NOTE: Synthesizes to FPGA and passes timing at 50MHz on nexys4ddr
(with vivado) and ecp5versa (with yosys/trellis/nextpnr), but at
this time does not yet properly initialize physical on-board DRAM.
On ecp5versa, using '--with-ethernet', up to 97% of the available
TRELLIS_SLICE capacity is utilized.
Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
2019-05-23 15:59:51 -04:00
3de49118d9
Merge pull request #185 from gsomlo/gls-sim-sdram
...
tools/litex_sim: restore functionality of '--with-sdram' option
2019-05-23 15:52:33 +02:00
e90caa8683
tools/litex_sim: restore functionality of '--with-sdram' option
...
After LiteDRAM commit #50e1d478, an additional positional argument
('databits') is required by the PhySettings() constructor.
The value used here (32) will generate a 64MByte simulated SDRAM.
2019-05-23 08:56:50 -04:00
3a72688b28
Merge pull request #183 from xobs/usb-to-0x43
...
Use 0x43/0xc3 for USB bridge magic packet
2019-05-21 07:19:15 +02:00
014c950580
remote: usb: print "access denied" error
...
When we get an error with errno 13, it means that the user doesn't
have access to the USB device. Rather than silently eating this
error and returning -1, print out a message to aid in debugging.
Signed-off-by: Sean Cross <sean@xobs.io>
2019-05-21 09:36:18 +08:00
faf6554c89
remote: usb: use 0x43/0xc3 for packet header
...
The previous value -- 0xc0 -- is used by Windows all the time to query
special descriptors. This was causing a conflict when using the USB
bridge on a Windows device.
Change the magic packet from "Vendor: Device" queries to "Vendor:
Other" by setting the bottom two bits.
Signed-off-by: Sean Cross <sean@xobs.io>
2019-05-21 09:14:18 +08:00
10670e22ac
soc/cores/minerva: update to latest
2019-05-17 22:21:57 +02:00
a3134f13b1
Merge pull request #182 from gsomlo/gls-nexys4-eth-fixup
...
boards/nexys4ddr: ethernet support fix-up
2019-05-17 16:33:34 +02:00
5707bdc0a4
boards/nexys4ddr: ethernet support fix-up
...
Commit 5f6e7874
2019-05-17 10:06:12 -04:00
0a8699f1e6
Merge branch 'master' of http://github.com/enjoy-digital/litex
2019-05-16 15:15:30 +02:00
526ba1b165
soc_core: remove csr_expose and add add_csr_master method
...
This could be useful in specific case were we don't have a wishbone master
but just want to have a csr bus and allow the user to define it.
/!\ Since there is no arbitration on between the CSR masters, use this with
precaution /!\
2019-05-16 15:14:55 +02:00
1ea22d49b7
software/include/base/csr-defs.h: add specific CSR_IRQ_MASK/PENDING for Minerva
2019-05-15 22:40:32 +02:00
f25707012f
software/bios/boot: remove specific linux commands (not needed with device tree)
2019-05-14 11:45:16 +02:00
938d00c283
boards/targets/de0nano: reduce to 50MHz sys_clk, simplify CRG
2019-05-14 11:45:12 +02:00
11838bae20
platforms/de0nano: change serial pins (put then next to the GND pin)
2019-05-14 11:45:06 +02:00
eb6fa45833
cpu/vexriscv/core: update
2019-05-13 10:59:26 +02:00
0cad80e935
cpu/vexriscv: update submodule (new linux variant)
2019-05-13 10:59:03 +02:00
5f6e787494
boards/nexys4ddr: add ethernet support (RMII 100Mbps)
2019-05-13 10:18:23 +02:00
0ba1cb8756
boards/targets/netv2: +x
2019-05-11 12:39:02 +02:00
2f2b9b319f
soc/cores: remove cordic
...
Cordic is useful for DSP cores but not as a Soc building block.
2019-05-11 09:36:53 +02:00
6e4ac1c493
LICENSE: clarify
2019-05-11 09:26:51 +02:00
67159349d6
soc/interconnect: remove axi_lite
...
axi_lite code was defining AXI4Lite signals and doing a AXI4Lite bridge to the
CSR bus when LiteX was not having proper AXI support. LiteX now has proper AXI
support and it also cover what axi_lite was doing: To create a AXILite to CSR
bus, user can create an AXILite2Wishbone bridge and then connect the CSR bus
directly to the wishbone bus as done in the others non-AXI SoC.
2019-05-11 09:12:20 +02:00
745d83a332
boards: add initial NeTV2 support (clocks, leds, dram, ethernet)
2019-05-10 18:55:40 +02:00
a49d170a6d
soc/integration/soc_sdram: simplify/fix main_ram_size computation using new databits value of the phy
2019-05-10 15:46:22 +02:00
7445b9e2e0
soc/integration/soc_core: allow user to defined internal csr/interrupts
...
For some designs with different capabilities, we want to run the same software
and then have the CSRs/Interrupts defined to a specific location.
2019-05-10 11:05:34 +02:00
f333abcfcb
boards/targets: use new add_csr method
2019-05-09 23:50:43 +02:00
d76a2c7db2
tools/litex_sim: add uart csr (required when with_uart=False with new add_csr method)
2019-05-09 23:33:08 +02:00
Ilia Sergachev
Florent Kermarrec
Tim Ansell
Antony Pavlov
Gabriel L. Somlo
Sean Cross