Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
4,928 Commits 40 Branches 14 Tags 51 MiB
Commit Graph

4928 Commits

Author SHA1 Message Date
Sebastien Bourdeauducq e1b31ec455 genlib/fifo: clarify we behaviour when writable=0 2013-11-28 22:31:10 +01:00
Robert Jordens 6e9e0a60eb setup API documentation, start by documenting fifos 2013-11-28 22:14:20 +01:00
Robert Jordens 89eb5ee315 add autodoc, numpydoc and doctest to sphinx to generate API doc 2013-11-28 22:14:16 +01:00
Sebastien Bourdeauducq 6140fd2594 platforms/papilio_pro: add 2x SPI pins 2013-11-25 15:14:58 +01:00
Sebastien Bourdeauducq 356178e680 targets/simple: map SPI flash 2013-11-25 15:08:53 +01:00
Robert Jordens 5953f901c8 spiflash: add read-only variable data width spi flash 
Signed-off-by: Robert Jordens <jordens@gmail.com>
 2013-11-25 14:23:55 +01:00
Sebastien Bourdeauducq b49e6f07b2 targets/simple: add GPIO LED 2013-11-25 12:16:20 +01:00
Sebastien Bourdeauducq fa741f54fd specials/Instance: add PreformattedParam 2013-11-25 12:09:51 +01:00
Sebastien Bourdeauducq 96600ad9d7 set LM32 reset address 2013-11-25 12:09:16 +01:00
Sebastien Bourdeauducq 7459a849ee IntegratedBIOS: read only 2013-11-25 10:25:05 +01:00
Sebastien Bourdeauducq 78cd7a288e move integrated BIOS code to gensoc 2013-11-25 10:22:14 +01:00
Sebastien Bourdeauducq 0dfaf6876a targets: add simple SoC 2013-11-24 23:52:05 +01:00
Sebastien Bourdeauducq 07d4cc70db support for bitstream loading on Papilio Pro 2013-11-24 23:51:51 +01:00
Sebastien Bourdeauducq 08b09fb02a do not attempt to build SDRAM PHY header when SDRAM is not present 2013-11-24 23:51:29 +01:00
Sebastien Bourdeauducq b212e0279d gensoc: add Papilio Pro ID 2013-11-24 23:50:33 +01:00
Sebastien Bourdeauducq 4ba796417d software: do not attempt to build network/sdram drivers when cores are not present 2013-11-24 23:50:09 +01:00
Sebastien Bourdeauducq d4063409e1 software/bios: infer flash start from linker 2013-11-24 23:45:03 +01:00
Sebastien Bourdeauducq 29f7b94e37 bus/wishbone/sram: expose memory component 2013-11-24 23:43:14 +01:00
Sebastien Bourdeauducq c5342c5b5c bus/wishbone: style 2013-11-24 23:42:54 +01:00
Sebastien Bourdeauducq 6e48682a5e platforms/papilio_pro: fix clock signal handling 2013-11-24 23:42:31 +01:00
Sebastien Bourdeauducq 07fc110fc1 allow BIOS data to be passed to design 2013-11-24 22:14:46 +01:00
Sebastien Bourdeauducq 257185cc9c rename create_sdram_modules and add register_rom 2013-11-24 20:16:19 +01:00
Sebastien Bourdeauducq fca0b968e7 generate linker memory map, move all generated files into the same folder 2013-11-24 19:50:17 +01:00
Sebastien Bourdeauducq b95563e45e add support for external platforms and targets 2013-11-24 16:55:33 +01:00
Sebastien Bourdeauducq c514fdc4a3 platforms/m1: use definition compatible with Mixxeo for VGA out 2013-11-24 14:00:22 +01:00
Sebastien Bourdeauducq bc2b4a888b memtest: flush caches, display total error count, use ifdef instead of comment 2013-11-24 13:59:45 +01:00
Sebastien Bourdeauducq b1d1f9ecde make.py: support extra SoC options 2013-11-24 13:59:15 +01:00
Sebastien Bourdeauducq fdff1ae5f8 make build system more generic 2013-11-24 13:37:32 +01:00
Sebastien Bourdeauducq 4a3a1d02e9 modularize SoC integration 2013-11-24 10:30:02 +01:00
Sebastien Bourdeauducq 4c50923cdf use new lasmibus.Crossbar master API 2013-11-23 17:51:41 +01:00
Sebastien Bourdeauducq 948d7e7332 lasmibus/Crossbar: more flexible master assignment 2013-11-23 17:51:22 +01:00
Sebastien Bourdeauducq 8efd9d11dc remove stale .gitignore 2013-11-23 15:16:27 +01:00
Sebastien Bourdeauducq eb1bd71808 update pointers 2013-11-23 11:29:57 +01:00
Sebastien Bourdeauducq 2160636a5e update pointers 2013-11-23 11:29:20 +01:00
Sebastien Bourdeauducq be3b603b17 merge Mibuild into Migen 2013-11-23 10:45:15 +01:00
Sebastien Bourdeauducq 62ec66bc00 Add 'mibuild/' from commit '9d5931c969810a236de2a2713cfd5e509839d097' 
git-subtree-dir: mibuild
git-subtree-mainline: 7e4024beb3
git-subtree-split: 9d5931c969
 2013-11-23 10:34:28 +01:00
Robert Jordens 7e4024beb3 genlib/fsm: rename {entering,leaving} to after_{entering,leaving}, add before_{entering,leaving} 2013-11-21 23:30:24 +01:00
Sebastien Bourdeauducq 7496ba6360 framebuffer: fix resynchronization after resolution change 2013-11-21 00:33:22 +01:00
Sebastien Bourdeauducq f5ba0ac023 videomixer: select 1024x768 by default 2013-11-21 00:33:01 +01:00
Sebastien Bourdeauducq cdabf34bee flow/isd: update to new APIs 2013-11-20 17:45:09 +01:00
Sebastien Bourdeauducq 96fcb3574e Revert "framebuffer: reset VTG" 
This reverts commit 6cb18f5ce3.

Conflicts:
	misoclib/framebuffer/__init__.py
	misoclib/framebuffer/format.py
 2013-11-19 23:48:00 +01:00
Sebastien Bourdeauducq 2eabf97147 dvisampler: transfer the last word in frames correctly 2013-11-19 23:38:48 +01:00
Sebastien Bourdeauducq 9d5931c969 platforms/mixxeo: update DVI input timing constraints 2013-11-19 23:15:42 +01:00
Sebastien Bourdeauducq f62615054d videomixer: stick to 20x PLL configuration as 10x causes traditional spartan6 weirdness 2013-11-18 20:43:30 +01:00
Sebastien Bourdeauducq a75be2e5dd videomixer: reconfigure PLL on resolution change 2013-11-18 20:37:45 +01:00
Sebastien Bourdeauducq 72001addcb videomixer: add PLL dump command 2013-11-18 20:37:27 +01:00
Sebastien Bourdeauducq 6fc03946be videomixer: add PLL control code 2013-11-18 20:37:10 +01:00
Sebastien Bourdeauducq 8b82575861 dvisampler: hold PLL in reset when disabled 2013-11-18 20:36:30 +01:00
Sebastien Bourdeauducq de76e91147 framebuffer: expose PLL DRP to CSR 2013-11-18 20:32:33 +01:00
Sebastien Bourdeauducq 9e883b8b02 dvisampler: expose PLL DRP to CSR 2013-11-18 20:32:21 +01:00