Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity
62 commits 42 branches 14 tags 31 MiB
Commit graph

62 commits

This branch
This branch
All branches
Author SHA1 Message Date
Sebastien Bourdeauducq
570ea8ccf8 convtools -> tools 2012-01-13 17:07:46 +01:00
Sebastien Bourdeauducq
b60abfaa4a Convert -> convert 2012-01-05 19:27:45 +01:00
Sebastien Bourdeauducq
3b640c45bb Use new syntax 2011-12-18 22:02:05 +01:00
Sebastien Bourdeauducq
6664af73d1 uart: new design using FHDL and bank (TX only, incomplete) 2011-12-18 00:29:37 +01:00
Sebastien Bourdeauducq
bb21f7584a 32-device, 8-bit CSR bus 2011-12-17 15:54:42 +01:00
Sebastien Bourdeauducq
1b3edd07ca norflash tb: use get_fragment 2011-12-17 15:22:26 +01:00
Sebastien Bourdeauducq
0e30d67fa3 Multiply system clock 2011-12-17 15:00:18 +01:00
Sebastien Bourdeauducq
85fbe07b94 clkfx module 2011-12-17 15:00:11 +01:00
Sebastien Bourdeauducq
411e1af980 Proper reset generation 2011-12-16 22:25:26 +01:00
Sebastien Bourdeauducq
738b45dcbd Support the new FHDL syntax 2011-12-16 21:30:22 +01:00
Sebastien Bourdeauducq
ca68097ef6 Pay a bit more attention to PEP8 2011-12-16 16:02:49 +01:00
Sebastien Bourdeauducq
b487e99bcf Initial import 2011-12-13 17:33:12 +01:00