Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
5,597 Commits 40 Branches 14 Tags 26 MiB
Commit Graph

5597 Commits

Author SHA1 Message Date
Sean Cross f71b8d4f57 litex_server: check socket flags exist before using them 
Some flags are only available on certain platforms.  Verify these flags
exist prior to using them when opening a socket.

See
https://stackoverflow.com/questions/14388706/socket-options-so-reuseaddr-and-so-reuseport-how-do-they-differ-do-they-mean-t
for more information

Signed-off-by: Sean Cross <sean@xobs.io>
 2019-04-20 17:28:26 +08:00
Florent Kermarrec 9ee6c35b42 tools: move from litex.soc.tools to litex.tools and fix usb.core import 2019-04-20 10:44:53 +02:00
enjoy-digital 49fd93ae83
Merge pull request #165 from xobs/vexriscv-cpu-reset-address 
Vexriscv cpu reset address
 2019-04-19 19:16:16 +02:00
enjoy-digital ca6065a6a1
Merge pull request #164 from xobs/litex-usb-server 
Litex usb server support
 2019-04-19 19:14:15 +02:00
Sean Cross c69183648f utils: litex_server: add usb support 
Add `--usb` and associated arguments to create a litex bridge over
USB.  This makes use of the new CommUSB module.

Signed-off-by: Sean Cross <sean@xobs.io>
 2019-04-19 18:02:42 +01:00
Sean Cross 9dd59d6301 tools: remote: add usb communications protocol 
This adds a USB communications protocol to the suite of litex-supported
wishbone bridge protocols.

Signed-off-by: Sean Cross <sean@xobs.io>
 2019-04-19 17:29:50 +01:00
Florent Kermarrec 9cbed91b3e soc/interconnect/axi: add AXIBurst2Beat 
Converts AXI bursts commands to AXI beats.
 2019-04-19 12:13:16 +02:00
Florent Kermarrec 5a8115d9e1 soc/interconnect/avalon: add description 2019-04-19 11:43:15 +02:00
Sean Cross c780fb22b7 Merge branch 'master' of https://github.com/enjoy-digital/litex 2019-04-19 16:47:55 +08:00
Florent Kermarrec fa95608694 soc/integration/soc_zynq: fix HP0 connections 2019-04-19 10:21:56 +02:00
Florent Kermarrec a78ca2de92 build/xilinx/vivado: only set library for vhdl files (not supported for verilog/system-verilog) 2019-04-19 09:18:25 +02:00
Sean Cross e2cf45b8a9 cpu: vexriscv: allow cpu_reset_address to be overridden 
Allow the cpu_reset_address value to be overridden, for example allowing
it to be a signal.  That way the reset address can be modified after
synthesis, in dual-core or debug situations.

Signed-off-by: Sean Cross <sean@xobs.io>
 2019-04-19 13:04:57 +08:00
Florent Kermarrec a92e90b215 soc/interconnect: add avalon with converters to/from native streams 2019-04-18 18:42:29 +02:00
enjoy-digital d860eeea4f
Merge pull request #162 from antmicro/full-conf-vexriscv 
Add full and full_debug CPU variant of VexRiscv
 2019-04-17 19:01:55 +02:00
enjoy-digital ce81a39ce9
Merge pull request #163 from gsomlo/gls-verilated-cmdargs 
build/sim/core: Initialize Verilator commandArgs
 2019-04-17 18:59:28 +02:00
Gabriel L. Somlo e1683078ec build/sim/core: Initialize Verilator commandArgs 
Required when DUT is using plusargs. Prevents Verilator simulation
from crashing with "Verilog called $test$plusargs or $value$plusargs
without testbench C first calling Verilated::commandArgs(argc,argv)".
 2019-04-17 10:39:35 -04:00
Joanna Brozek 40de01bcb0 vexriscv: Add full and full_debug CPU variant 2019-04-17 09:09:35 +02:00
Florent Kermarrec 017147c623 build/altera: switch to sdc constraints, add add_false_path_constraints method 2019-04-16 16:57:23 +02:00
Florent Kermarrec 1275e2f150 build/xilinx/vivado: set quiet property on MultiReg/AsyncResetSynchronizer constraints 
MultiReg/AsyncResetSynchronizer are not necessarily present in all design, set
quiet property to avoid generating false warnings.
 2019-04-15 16:48:47 +02:00
Florent Kermarrec c252972bef soc/cores/clock: add divclk_divide/vco_margin support on S7/Ultrascale 2019-04-15 11:36:42 +02:00
Florent Kermarrec f986974d60 soc/cores/clock: improve presentation 2019-04-15 10:57:00 +02:00
Florent Kermarrec 538ca59ab6 build/xilinx/vivado: round period constraints to lowest picosecond 
Vivado will do the opposite if we don't do it, with this change we ensure the applied period constraints will always be >= to the requested constraint.
 2019-04-15 10:51:17 +02:00
enjoy-digital 66a74b1579
Merge pull request #161 from enjoy-digital/litex_server_arguments 
litex_server: refactor parameters and to allow setting bind address
 2019-04-15 08:24:28 +02:00
Florent Kermarrec a2bc4bb777 litex_server: set socket.SO_REUSEPORT to avoid waiting 60s in case of unclean termination 2019-04-15 08:23:27 +02:00
Florent Kermarrec be99083e2b litex_server: add message and exit when mandarory arguments are missing. 2019-04-14 14:00:35 +02:00
Florent Kermarrec db11aec961 litex_server: allow setting bind port, remove auto-incrementing on bind_port 2019-04-14 12:48:49 +02:00
Florent Kermarrec 76bc57851b litex_server: refactor parameters and to allow setting bind address 
In some cases, it can be useful to bind to "0.0.0.0" instead of "localhost".
While adding bind address support, parameters passing has also been refactored
to ease adding parameters in the future.
 2019-04-14 09:00:08 +02:00
Florent Kermarrec 13a76ec7fb software/libnet/microudp: simplify txbuffer managment 2019-04-12 18:47:31 +02:00
Florent Kermarrec 3441eb05cb software/libnet/microudp: cleanup eth_init 2019-04-12 17:15:09 +02:00
Florent Kermarrec 92a79c6dc1 software/libnet/microudp: simplify rxbuffer managment 2019-04-12 17:14:07 +02:00
Florent Kermarrec fdeff7f64f software/libnet/microudp: set raw frame size to ETHMAC_SLOT_SIZE 2019-04-12 17:09:50 +02:00
Florent Kermarrec 1569e2e0cf software/libnet: remove use of ethmac_mem.h 2019-04-12 17:08:29 +02:00
Florent Kermarrec c7ac96761c bios/sdram: add __attribute__((unused)) on cdelay 2019-04-11 22:26:58 +02:00
Florent Kermarrec 7e53bff39d litex_setup: add litesata 2019-04-10 18:04:48 +02:00
Florent Kermarrec 792245f196 boards/targets/kcu105: add Ethernet (with 1Gbps SFP adapter) 2019-04-10 16:36:49 +02:00
Florent Kermarrec f8dcdb70d2 software/libnet: add #ifdef on eth_init 2019-04-10 16:16:47 +02:00
enjoy-digital e475cfbb7d
Merge pull request #158 from vbuitvydas/altera-contrib 
Changes for litepcie support for Altera Cyclone V
 2019-04-08 14:32:44 +02:00
vytautasb 04939990ac litex/build/altera/quartus: changes to make top level assigment in .qsf file with build name 2019-04-08 14:07:10 +03:00
vytautasb 8558065fca litex/build/altera/common: added reset synchronizer 2019-04-08 14:06:24 +03:00
Florent Kermarrec 866fa34493 integration/soc_zynq: fix missing SoCCore.do_finalize 
Signed-off-by: Florent Kermarrec <florent@enjoy-digital.fr>
 2019-04-01 14:44:37 +02:00
Florent Kermarrec 794c3c5860 integration/soc_zynq: add add_hp0 method 2019-04-01 11:10:35 +02:00
Florent Kermarrec 38d404c3cb integration/soc_zynq: use add methods to add optional peripherals 2019-04-01 10:50:04 +02:00
Florent Kermarrec 7375856bec integration/soc_zynq: connect axi signals that were missing 2019-04-01 10:31:33 +02:00
Florent Kermarrec b15fd9d834 interconnect/axi: add missing axi signals 2019-04-01 10:23:25 +02:00
enjoy-digital f95748d167
Merge pull request #157 from CBJamo/master 
Add ifdef check for MAIN_RAM_SIZE
 2019-03-31 18:46:07 +02:00
Caleb Jamison 1f0b3f8124 Add ifdef check for MAIN_RAM_SIZE 2019-03-31 10:33:39 -05:00
Florent Kermarrec f452d3e96f README: bump copyright year 2019-03-30 12:27:06 +01:00
Florent Kermarrec dd214d2d21 bios/main: align SoC info, show CPU speed on CPU line, show L2 2019-03-30 11:49:39 +01:00
Florent Kermarrec 6599f7bb50 bios/main: move sdrinit 2019-03-30 10:56:17 +01:00
Florent Kermarrec b92b89ab92 bios/main: print boot sequence only if sdr_ok 2019-03-30 10:19:00 +01:00