Hardware
/
picorv32
mirror of https://github.com/YosysHQ/picorv32.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
610 Commits 2 Branches 1 Tag 2.8 MiB
Commit Graph

80 Commits

Author SHA1 Message Date
Miodrag Milanovic d330c1406b fix for check target 2021-12-27 10:52:12 +01:00
Tommy Thorn 2cce6f4e8b Enable the use of 64-bit riscv tools 
Many Linux distributions now include the tools for RISC-V (for example
Ubuntu 20.04 has gcc-riscv64-unknown-elf) but in order for

  make TOOLCHAIN_PREFIX=riscv64-unknown-elf-

to work we need to be explicit about compiling for 32-bit.
 2020-06-03 09:27:30 -07:00
Larry Doolittle f9b1beb4cf Make Makefile more flexible 
Signed-off-by: Claire Wolf <claire@symbioticeda.com>
 2020-04-27 17:23:45 +02:00
Clifford Wolf 392ee1dd91 Improve test firmware, increase testbench memory size to 128kB 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-09-12 10:50:45 +02:00
Clifford Wolf f48f5fe970 Add Verilator version infos 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-03-19 14:33:50 +01:00
Clifford Wolf 6efa7d1c8b Remove riscv-dejagnu from "make build-tools" 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-03-02 14:12:07 -08:00
Clifford Wolf 348de8e797 Remove riscv-qemu from "make build-tools" 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-03-02 14:12:07 -08:00
Clifford Wolf ed1138d6a6 Update riscv-gnu-toolchain to 411d134 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-02-19 10:47:53 +01:00
Clifford Wolf e9c5831097 Fix chown call in Makefile (for building tools) 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2018-08-26 18:23:55 +02:00
Clifford Wolf 89c2761f57 Update riscv-gnu-toolchain 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2018-08-14 20:54:30 +02:00
Clifford Wolf 9b6ea045f9 Update riscv-gnu-toolchain to cb6b34b 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2018-06-29 22:35:22 +02:00
Clifford Wolf 1cc9784d71 Fix "make testbench_verilator" bug 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2018-05-25 21:04:30 +02:00
Clifford Wolf 3f55fb4ccb Improve testbench_verilator 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2018-05-25 13:04:49 +02:00
Clifford Wolf 247a19dd58 Add "make test_verilator" 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2018-05-25 12:53:21 +02:00
Clifford Wolf f52f36762e Update riscv-gnu-toolchain to 1b80cbe 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2018-04-03 20:14:17 +02:00
Clifford Wolf df01132185 Update riscv-gnu-toolchain to bf5697a 2017-11-19 01:54:56 +00:00
Clifford Wolf d9d5220071 Update riscv-gnu-toolchain to git rev e9f5458 2017-10-19 17:18:47 +02:00
Clifford Wolf a412d3ea69 Add "make test_rvf" 2017-09-13 18:45:57 +02:00
Clifford Wolf 98ee8098b9 Add testbench_ez 2017-07-27 21:36:38 +02:00
Clifford Wolf f295b900bc Add RVFI to AXI and WB wrappers modules, Add RVFI monitor support to test bench 2017-05-27 19:58:44 +02:00
Clifford Wolf a13512c86a Update riscv-gnu-toolchain to git rev 4e51f26 2017-05-05 11:32:22 +02:00
Clifford Wolf 3675375072 Update riscv-gnu-toolchain to git rev 0c8f87d 2017-04-07 11:43:05 +02:00
Clifford Wolf 5d2ff0129a Add GIT_ENV Makefile variable (for things like http proxy settings) 2017-03-15 16:35:02 +01:00
Antony Pavlov 8e55b93541 Makefile: use automatic variables in testbench rules 
Signed-off-by: Antony Pavlov <antonynpavlov@gmail.com>
 2017-03-15 07:15:31 +03:00
Antony Pavlov a25597532d WIP: add WISHBONE testbench 
Signed-off-by: Antony Pavlov <antonynpavlov@gmail.com>
 2017-03-14 09:37:05 +03:00
Clifford Wolf ce862f09f5 Rename "testbench_vcd" make target to "test_vcd", remove "view" 2017-03-12 10:59:22 +01:00
Clifford Wolf 75830805b8 Rename "make testbench.vcd" to "make testbench_vcd" so VCD file is not removed on Ctrl-C 2017-02-21 11:17:43 +01:00
Clifford Wolf 8e5deeb0cb Update riscv-gnu-toolchain to git rev 914224e 2017-01-13 17:02:56 +01:00
Clifford Wolf 55da6c7cd1 Some build fixes for new riscv-gnu-toolchain 2016-12-17 13:00:30 +01:00
Clifford Wolf 56dc5b3549 Improved "git cherry-pick" for riscv-binutils-gdb a5971eca338 2016-12-17 10:06:03 +01:00
Clifford Wolf 62c7b96b1c Updated riscv-gnu-toolchain to git rev 34e199d + riscv-binutils-gdb commit a5971eca338 2016-12-17 09:51:10 +01:00
Clifford Wolf b8cecc9148 Updated riscv-gnu-toolchain to git rev e3e50c5 2016-12-15 14:43:21 +01:00
Clifford Wolf 92df4b35ee Merge branch 'master' into riscv-gnu-toolchain-update 2016-12-15 14:23:20 +01:00
Clifford Wolf 0bea8428f3 Suppress iverilog warnings re parameters in "make test_synth" 2016-12-15 13:11:26 +01:00
Clifford Wolf 9d873cac92 Minor changes and build fixes for new riscv-gnu-toolchain 2016-12-10 12:09:15 +01:00
Clifford Wolf b8af714546 Added RISCV_GNU_TOOLCHAIN_INSTALL_PREFIX Makefile variable 2016-12-09 11:47:05 +01:00
Clifford Wolf f6b009c4c9 Updated riscv-gnu-toolchain 2016-12-08 14:09:09 +01:00
Clifford Wolf 117586ff19 Added RISC-V Formal Interfcae (RVFI) 2016-11-23 03:02:02 +01:00
Clifford Wolf 5bea3f9917 Added more asserts for the memory interface 2016-09-13 19:34:14 +02:00
Clifford Wolf 44d6feba2a Using assertpmux in "make check" 2016-09-07 12:40:19 +02:00
Clifford Wolf 8bfd7c166b Added generic "make check-<solver>" rule 2016-09-03 15:16:24 +02:00
Clifford Wolf 12c218c1b3 Using new yosys write_smt2 cmdline 2016-08-30 14:37:21 +02:00
Clifford Wolf 28fe45ffe9 Added more asserts to picorv32, more smtbmc examples 2016-08-29 17:23:00 +02:00
Clifford Wolf 98d248d2c2 Finalized tracer support 2016-08-26 14:54:27 +02:00
Clifford Wolf 7094e61af7 Added tracer support (under construction) 2016-08-25 14:15:42 +02:00
Clifford Wolf bec8d6a6b9 Fixed "make check" for new yosys-smtbmc cmdline 2016-08-20 19:18:49 +02:00
Clifford Wolf 22d73aafed Updated riscv-gnu-toolchain to git rev 7e48594 2016-08-17 01:06:10 +02:00
Clifford Wolf 30e815d104 Updated riscv-gnu-toolchain version to git rev 13f52d2 (2016-05-31) 2016-05-31 16:21:24 +02:00
Clifford Wolf 88299374cf Updated riscv-gnu-toolchain to 34db4e0 (now using gcc 6.1.0) 2016-05-05 12:06:29 +02:00
Clifford Wolf 6c69b3812e Using .vvp instead of .exe for iverilog executables 2016-05-04 08:57:16 +02:00