Dolu1990
|
2eec18de65
|
LrSc SMP, linux crash in userspace
|
2020-04-05 16:28:46 +02:00 |
|
Dolu1990
|
f2ef8e95ab
|
Implement external LrSc
|
2020-04-05 11:38:57 +02:00 |
|
Dolu1990
|
ff074459ad
|
Fix LrSc for configs without mmu
|
2020-04-04 22:54:35 +02:00 |
|
Dolu1990
|
c9bbf0d12a
|
update LrSc reservation logic to match the spec
|
2020-04-04 21:21:35 +02:00 |
|
Dolu1990
|
2dac7dae32
|
Fix BranchPlugin.jumpInterface priority to avoid conflicts with other instructions on DYNAMIC_TARGET missprediction
|
2020-03-28 14:36:06 +01:00 |
|
Dolu1990
|
b3215e8beb
|
Make things generated in a deterministic order
|
2020-03-24 13:11:07 +01:00 |
|
Dolu1990
|
defe3c5558
|
DataCache relax flush timings
|
2020-03-08 12:35:24 +01:00 |
|
Dolu1990
|
97db4f02a0
|
Merge branch 'rework_fetch' into dev
|
2020-03-07 18:22:46 +01:00 |
|
Dolu1990
|
44005ebf31
|
update Synthesis results
|
2020-03-07 18:22:01 +01:00 |
|
Charles Papon
|
58af94269e
|
add CsrPlugin.csrOhDecoder
|
2020-03-05 00:13:04 +01:00 |
|
Charles Papon
|
505d0b700a
|
MulDivPlugin now give names to div stages
|
2020-03-04 19:58:54 +01:00 |
|
Dolu1990
|
0a212c91fd
|
update synthesisBench paths
|
2020-03-04 18:13:56 +01:00 |
|
Dolu1990
|
ff5cfc0dde
|
Fix DebugPlugin step
|
2020-03-03 18:27:53 +01:00 |
|
Dolu1990
|
12463e40a4
|
improve debugPlugin step logic
|
2020-03-03 15:59:30 +01:00 |
|
Dolu1990
|
ef5398ce21
|
Fix #117 DataCache mem blackboxing
|
2020-03-02 14:24:27 +01:00 |
|
Dolu1990
|
54581f6d9e
|
Fix #117 DataCache mem blackboxing
|
2020-03-02 14:23:59 +01:00 |
|
Dolu1990
|
78d4660282
|
Merge branch 'dev' into rework_fetch
# Conflicts:
# src/test/scala/vexriscv/TestIndividualFeatures.scala
|
2020-03-01 22:58:25 +01:00 |
|
Dolu1990
|
ea5464ea26
|
TestIndividualFeatures is now multithreaded
|
2020-03-01 21:40:53 +01:00 |
|
Dolu1990
|
559260020b
|
Improve testing infrastructure with more options and better readme
https://github.com/litex-hub/linux-on-litex-vexriscv/issues/112
|
2020-03-01 13:02:08 +01:00 |
|
Charles Papon
|
25d880f6c7
|
Fix synthesis bench
|
2020-02-28 18:20:08 +01:00 |
|
Charles Papon
|
c94d8f1c6c
|
Fetcher and IBusSimplePlugin flush reworked
|
2020-02-28 17:23:44 +01:00 |
|
Charles Papon
|
492310e6fa
|
DBusCachedPlugin fix noWriteBack redo priority
|
2020-02-28 17:21:59 +01:00 |
|
Charles Papon
|
76d063f20a
|
Fix MulPlugin keep attribute
|
2020-02-24 22:43:08 +01:00 |
|
Charles Papon
|
485b4a5838
|
Improve maxPerf configs
|
2020-02-23 23:52:43 +01:00 |
|
Charles Papon
|
fad09e805f
|
Add Fetcher.predictionBuffer option to pipeline BRANCH_TARGET, higher FMax, about 1 ns critical path gain on Arty7 => 5 ns
|
2020-02-23 23:18:27 +01:00 |
|
Charles Papon
|
67d2071a32
|
typo
|
2020-02-23 23:17:02 +01:00 |
|
Charles Papon
|
c8016e90a4
|
MulPlugin now add KEEP attribute on RS1 and RS2 to force Vivado to not retime it with the DSP
|
2020-02-23 20:25:31 +01:00 |
|
Charles Papon
|
01e5112680
|
Fetcher RVC ensure redo keep PC(1)
Fix BranchTarget RVC inibition
|
2020-02-23 10:44:44 +01:00 |
|
Charles Papon
|
5ea0b57d1b
|
Fix BRANCH_TARGET with RVC patch
|
2020-02-22 11:53:47 +01:00 |
|
Charles Papon
|
41008551c1
|
CsrPlugin redo interface do not need next pc calculation
|
2020-02-21 20:01:35 +01:00 |
|
Charles Papon
|
4ad1215873
|
Fix iBusSimplePlugin MMU integration
|
2020-02-21 13:28:42 +01:00 |
|
Charles Papon
|
befc54a444
|
No more Fetcher flush() API as it can now be done via the decoder.flushNext
|
2020-02-21 13:28:29 +01:00 |
|
Charles Papon
|
32fade50e5
|
Fix fetcher decompressor when driving decode stage
|
2020-02-21 02:03:29 +01:00 |
|
Charles Papon
|
59508d5b57
|
Fix target branch prediction for RVC, all default configs pass dhrystone
|
2020-02-20 02:27:57 +01:00 |
|
Charles Papon
|
a684d5e4d1
|
Rework/clean decompressor logic
|
2020-02-19 01:20:52 +01:00 |
|
Charles Papon
|
a7440426fd
|
Fix FetchPlugin redo gen condition
Fix injectorFailure reset
|
2020-02-18 01:00:11 +01:00 |
|
Charles Papon
|
f63c4db469
|
Fix CsrPlugin pipeline liberator
|
2020-02-18 00:59:39 +01:00 |
|
Charles Papon
|
53a29e35e9
|
fix deleg external interrupt propagation time failure
|
2020-02-17 23:27:17 +01:00 |
|
Charles Papon
|
e0cd9a6e06
|
clean iBusRsp redo
|
2020-02-17 22:45:34 +01:00 |
|
Charles Papon
|
0e0a568743
|
Apply DYNAMIC_TARGET correction all the time
|
2020-02-17 21:43:02 +01:00 |
|
Charles Papon
|
e23295f06e
|
Fix Fetcher pcValid pipeline
|
2020-02-17 19:29:41 +01:00 |
|
Charles Papon
|
9e75e2cb58
|
IBusFetcher disable pcRegReusedForSecondStage when using fetch prediction.
Fix some fetch flush
DYNAMIC_PREDICTION start to work again
|
2020-02-17 14:36:08 +01:00 |
|
Charles Papon
|
8be50b8e3d
|
IBusFetcher now support proper iBusRsp.redo/flush
|
2020-02-17 12:50:12 +01:00 |
|
Charles Papon
|
ebfa9e6577
|
Merge branch 'dev' into rework_fetch
|
2020-02-16 18:52:31 +01:00 |
|
Charles Papon
|
29f85a7ae2
|
Remove INSTRUCTION_READY
Add proper Fetcher.ibusRsp.flush
prediction are disabled yet
much is broken for sure, WIP
|
2020-02-16 18:44:10 +01:00 |
|
Charles Papon
|
3d34d754a9
|
Remove usages of implicit string to B/U/S
|
2020-02-15 10:11:00 +01:00 |
|
Charles Papon
|
5b8febb977
|
Revert "Revert "Merge branch 'master' into dev""
This reverts commit c01c256757.
Fix dBusCachedPlugin relaxedMemoryTranslationRegister when mmu translation is done in the execute stage
|
2020-01-29 22:37:09 +01:00 |
|
Charles Papon
|
c01c256757
|
Revert "Merge branch 'master' into dev"
This reverts commit b5374433a5, reversing
changes made to f01da9c73b.
|
2020-01-29 15:20:13 +01:00 |
|
Charles Papon
|
b5374433a5
|
Merge branch 'master' into dev
|
2020-01-29 12:50:41 +01:00 |
sebastien-riou
|
badc38d645
|
Merge remote-tracking branch 'origin/master' into arty
|
2020-01-17 00:54:19 +01:00 |