Commit graph

711 commits

Author SHA1 Message Date
Jędrzej Boczar
5cd33f490f test: update benchmark configuration generator 2020-02-12 15:42:50 +01:00
Jędrzej Boczar
4f613b5b00 test: add number of generators/checkers to benchmark runner, update metrics 2020-02-12 14:40:33 +01:00
Jędrzej Boczar
edf4ddb2f2 test: add option to use multiple BIST generators/checkers 2020-02-12 14:40:33 +01:00
Jędrzej Boczar
354139959a fix: code formatting 2020-02-12 14:40:33 +01:00
enjoy-digital
38fe8a81dd
Merge pull request #139 from enjoy-digital/travis-ci
travis-ci: avoid use of conda (setup is simple enough to avoid it)
2020-02-12 10:47:18 +01:00
Florent Kermarrec
8316ed3a47 travis-ci: avoid use of conda (setup is simple enough to avoid it) 2020-02-12 10:28:37 +01:00
enjoy-digital
cd4e007a27
Merge pull request #128 from antmicro/linux-ci
Add simulations to Travis CI
2020-02-12 08:23:40 +01:00
enjoy-digital
0904d8bc4d
Merge pull request #137 from antmicro/jboc/benchmark
Benchmark: add simultaneous Write/Read and random address generation
2020-02-12 08:13:49 +01:00
Jędrzej Boczar
45633e55b5 test: update BIST generator and checker tests 2020-02-11 14:24:02 +01:00
Jędrzej Boczar
409b9922ea test: add random address generation in benchmarks 2020-02-11 13:11:06 +01:00
Jędrzej Boczar
abf6d1c3d6 test: add random address generation to BIST 2020-02-11 13:10:10 +01:00
Jędrzej Boczar
6744cf649c test: add handling of alternating write/read to benchmark runner 2020-02-11 13:10:04 +01:00
Jędrzej Boczar
e16118abfd test: fix: use of undeclared variable 2020-02-11 12:13:37 +01:00
Jędrzej Boczar
ff435fd26e test: add option to run benchmarks with alternating write/read 2020-02-11 12:06:45 +01:00
Jędrzej Boczar
6093f2012e test: add run/ready signals to BIST modules 2020-02-11 11:45:01 +01:00
Mariusz Glebocki
831eadcc6d travis: add simulation tests 2020-02-11 02:22:25 +01:00
Florent Kermarrec
ca17cfd83d frontend/wishbone: round port_data_width to lowest power of 2 (required for ECC cases) 2020-02-10 09:56:36 +01:00
enjoy-digital
ad173d69fb
Merge pull request #136 from antmicro/jboc/benchmark
Benchmark: use Memory instead of Case for custom access pattern
2020-02-08 09:27:27 +01:00
Jędrzej Boczar
cf5939f09e test: use Memory instead of Case for custom access pattern 2020-02-07 14:58:33 +01:00
enjoy-digital
ab8661405a
Merge pull request #135 from antmicro/jboc/benchmark
Improve speed of benchmark runner
2020-02-07 12:41:29 +01:00
Jędrzej Boczar
9148400ef5 test: fix typo, add note about limitations 2020-02-07 12:20:43 +01:00
Jędrzej Boczar
2825c080a9 test: fix problem with plot labels overlapping for large number of benchmarks 2020-02-07 09:52:31 +01:00
enjoy-digital
08fd2960d0
Merge pull request #131 from antmicro/jboc/benchmark
Allow testing custom access patterns
2020-02-06 18:12:35 +01:00
Jędrzej Boczar
77541c3670 test: avoid instantiating LiteDRAMBenchmarkSoC to speed up summary generation 2020-02-06 15:08:01 +01:00
Jędrzej Boczar
027034db49 test: add option to run benchmarks as parallel jobs 2020-02-06 15:07:55 +01:00
Jędrzej Boczar
62a5473ecd test: update script for generating benchmark configurations 2020-02-06 13:35:34 +01:00
enjoy-digital
c2051df1c3
Merge pull request #132 from antmicro/modules-fix-syntax-error
modules: MT18KSF1G72HZ: use float as tWR value
2020-02-06 09:43:43 +01:00
Jędrzej Boczar
8ba3cced60 test: add new benchmark configuratiosns to example configuration file 2020-02-05 18:58:49 +01:00
Jędrzej Boczar
1702e2ad7c test: update summary to work for all configurations (use pandas) 2020-02-05 18:39:06 +01:00
Mariusz Glebocki
6595567fa8 modules: MT18KSF1G72HZ: use float as tWR value
Fixes error:

$ litex_sim --with-sdram --sdram-module MT18KSF1G72HZ
Traceback (most recent call last):
  File "bin/litex_sim", line 11, in <module>
    load_entry_point('litex', 'console_scripts', 'litex_sim')()
  File "litex/litex/tools/litex_sim.py", line 301, in main
    **soc_kwargs)
  File "litex/litex/tools/litex_sim.py", line 187, in __init__
    sdram_module     = sdram_module_cls(sdram_clk_freq, sdram_rate)
  File "litedram/litedram/modules.py", line 65, in __init__
  File "litedram/litedram/modules.py", line 110, in ns_to_cycles
TypeError: can only concatenate tuple (not "float") to tuple
2020-02-05 15:41:28 +01:00
Jędrzej Boczar
f9f86d507f test: update benchmark configuration to account for access pattern 2020-02-05 12:54:33 +01:00
Jędrzej Boczar
7e0515c477 test: fix problem with helper scripts being executed by setup.py test 2020-02-04 16:37:26 +01:00
Jędrzej Boczar
fcd3d4ff6c test: helper scripts for generating benchmark configurations/access patterns 2020-02-04 16:26:57 +01:00
Jędrzej Boczar
fcbcd4d3fe test: add option to benchmark predefined access patterns 2020-02-04 16:26:57 +01:00
enjoy-digital
4a3ad56146
Merge pull request #129 from antmicro/8-16-bit-init
phy/model: add support for 8/16-bit wide SDR memory init
2020-02-04 11:29:28 +01:00
Piotr Binkowski
6fd8f2172f phy/model: add support for 8/16-bit wide SDR memory init 2020-02-04 10:51:56 +01:00
Florent Kermarrec
586980a4e5 frontend/dma: test and fix add_csr on DMAs 2020-02-03 19:47:49 +01:00
enjoy-digital
c536330e36
Merge pull request #127 from antmicro/jboc/benchmark
Add Write/Read latency measurement
2020-02-03 19:04:48 +01:00
Jędrzej Boczar
bae046f143 test: add read/write latency benchmarks 2020-02-03 16:59:12 +01:00
enjoy-digital
9aa421e52a
Merge pull request #125 from antmicro/fix-init
phy/model: fix case when not converting init data width
2020-02-03 15:09:49 +01:00
Piotr Binkowski
4c86235048 phy/model: fix case when not converting init data width 2020-02-03 13:35:49 +01:00
enjoy-digital
a903c87872
Merge pull request #124 from antmicro/l2-reverse
phy/model: cleanup the memory init code
2020-02-03 12:55:02 +01:00
Jędrzej Boczar
a584923f1c test: use JSON instead of pickle for storing benchmarks cache 2020-02-03 12:17:41 +01:00
Piotr Binkowski
99227ad0d0 phy/model: cleanup the memory init code
After adding support for l2_reverse flag in Cache/SoCSDRAM we can remove
code responsible for word order reversing and do a general cleanup
2020-02-03 12:02:49 +01:00
Florent Kermarrec
736723cc98 test/run_benchmarks: change YAML config file argument 2020-02-03 10:38:10 +01:00
Florent Kermarrec
7e95ecc9a9 test/run_benchmark: avoid Python 3.7+ dependency 2020-02-03 10:37:10 +01:00
enjoy-digital
d8f3feb971
Merge pull request #123 from antmicro/jboc/benchmark
Add plotting of benchmark results
2020-02-03 10:35:09 +01:00
Jędrzej Boczar
811c73254b test: benchmark script exits with error on any checker error 2020-01-31 15:16:37 +01:00
Jędrzej Boczar
1a517a308d test: cache benchmark results to be able to produce multiple summaries 2020-01-31 14:39:41 +01:00
Jędrzej Boczar
a40817f3a8 test: add plotting of benchmark results 2020-01-31 14:39:41 +01:00