Florent Kermarrec
|
f6d8ddbba0
|
update litex uart
|
2017-04-19 10:39:52 +02:00 |
|
Florent Kermarrec
|
62acb5df52
|
example_designs: update
|
2017-03-30 14:46:54 +02:00 |
|
Florent Kermarrec
|
42454a5448
|
frontend/etherbone: add wishbone slave support (allow extending wishbone bridge over ethernet between boards)
|
2017-03-30 14:46:30 +02:00 |
|
Florent Kermarrec
|
a067691222
|
README: update
|
2017-01-19 14:53:11 +01:00 |
|
Florent Kermarrec
|
c4856d1eb5
|
test: start converting to python unittest
|
2017-01-19 14:33:24 +01:00 |
|
Florent Kermarrec
|
e1da2df97d
|
core/mac/sram: fix reception of frames larger than mtu
-use 32bits length CSR (allow software to detect frames larger than mtu)
-drop remaining bytes larger than mtu
|
2016-05-01 07:37:24 +02:00 |
|
Florent Kermarrec
|
072969ff58
|
common: fix eth_mtu (1530 bytes)
|
2016-05-01 07:09:37 +02:00 |
|
Florent Kermarrec
|
94290016d0
|
setup.py: fix version (0.1)
|
2016-04-29 14:32:05 +02:00 |
|
Florent Kermarrec
|
33e36dc4d7
|
use new Record.connect omit parameter (replace leave_out)
|
2016-04-21 08:03:31 +02:00 |
|
enjoy-digital
|
8590310783
|
Merge pull request #2 from mithro/master
Adding a .gitignore file.
|
2016-04-19 06:07:22 +02:00 |
Tim 'mithro' Ansell
|
2207cf3cc3
|
Adding a .gitignore file.
|
2016-04-19 13:02:12 +10:00 |
|
Florent Kermarrec
|
f55ce1aac6
|
core/mac: simplify/improve performance of LiteEthMACSRAMReader
now read data from sram on every clock cycle, allow lower system clock frequency (tested with 50MHz system clock / 125MHz ethernet clock)
|
2016-04-03 22:53:02 +02:00 |
|
Florent Kermarrec
|
c6875b7bff
|
example_designs: use new litescope
|
2016-03-31 21:27:08 +02:00 |
|
Florent Kermarrec
|
e006223fee
|
test: fix model_tb
|
2016-03-31 00:25:50 +02:00 |
|
Florent Kermarrec
|
de5410429b
|
README: we are in 2016
|
2016-03-31 00:06:08 +02:00 |
|
Florent Kermarrec
|
a189b2c195
|
phy/s6rgmii: fix missing last signal
|
2016-03-29 16:53:37 +02:00 |
|
Florent Kermarrec
|
b394f2f45e
|
test/mac_wishbone_tb: fix simulation
|
2016-03-25 12:26:02 +01:00 |
|
Florent Kermarrec
|
b7f3b3ef42
|
test: finish etherbone_tb (simulator limitation removed)
|
2016-03-23 09:48:02 +01:00 |
|
Florent Kermarrec
|
87924c84e6
|
test: finish mac_wishbone_tb (simulator limitation removed)
|
2016-03-23 09:47:47 +01:00 |
|
Florent Kermarrec
|
7ea1b5a22d
|
test: use passive generators and some cleanup
|
2016-03-23 01:42:35 +01:00 |
|
Florent Kermarrec
|
e73f35c733
|
test: remove __init__.py and use setup.py develop
|
2016-03-22 10:34:28 +01:00 |
|
Florent Kermarrec
|
2f15f3748e
|
test: use new simulator (still etherbone_tb and mac_wishbone_tb not working due to use of FullMemoryWE)
|
2016-03-21 19:59:29 +01:00 |
|
Florent Kermarrec
|
657ba4cb16
|
global: use valid/ready/last signals instead of stb/ack/eop (similar to AXI)
|
2016-03-16 21:36:07 +01:00 |
|
Florent Kermarrec
|
9cd7dc3088
|
global: use SyncFIFO instead of Buffer
|
2016-03-16 19:45:43 +01:00 |
|
Florent Kermarrec
|
aff07c6809
|
global: use new StrideConverter
|
2016-03-16 17:01:13 +01:00 |
|
Florent Kermarrec
|
51f56e79dd
|
global: remove use of sop
|
2016-03-16 16:22:00 +01:00 |
|
Florent Kermarrec
|
1f46aaeb55
|
core/mac: remove frontend directory (too much directories) and some cleanup
|
2016-03-15 20:09:30 +01:00 |
|
Florent Kermarrec
|
c3e15e7f7b
|
core/mac: use fifo_depth of 64 for all phys
|
2016-03-15 19:41:53 +01:00 |
|
Florent Kermarrec
|
32243934fb
|
global: use stream.Endpoint instead of Sink/Source (deprecated)
|
2016-03-15 16:50:00 +01:00 |
|
Florent Kermarrec
|
9593e29756
|
global: use 192.168.1.100 (remote)/ 192.168.1.50 (local) IP addresses
|
2016-03-15 15:40:06 +01:00 |
|
Florent Kermarrec
|
b7efe0fd46
|
phy: remove pads_register parameter (does not save enough, priority to simplicity)
|
2016-03-15 15:33:36 +01:00 |
|
Florent Kermarrec
|
5583fe5543
|
phy/s6rgmii: RenameClockDomains --> ClockDomainsRenamer
|
2016-02-24 23:51:31 +01:00 |
|
Florent Kermarrec
|
1dae2b802c
|
example_design/targets/core: cleanup
|
2016-02-10 10:50:38 +01:00 |
|
Florent Kermarrec
|
36399d65da
|
example_designs/targets/core: add possibility to build udp cores (with hw udp/ip stack)
|
2016-02-10 10:29:23 +01:00 |
|
Florent Kermarrec
|
fef1be9c35
|
example_designs/targets: add Makefile to build cores
|
2016-02-10 10:27:11 +01:00 |
|
Florent Kermarrec
|
59bfdd3d7f
|
example_design/targets/core: add RMII/GMII/RGMII support
|
2016-02-07 23:16:26 +01:00 |
|
Florent Kermarrec
|
989ae268ec
|
example_designs: add simple core generation example (MII / Wishbone)
|
2016-02-07 10:29:28 +01:00 |
|
Florent Kermarrec
|
d38612db0c
|
remove use of Record.connect
|
2015-12-27 12:26:01 +01:00 |
|
Florent Kermarrec
|
4cb6a20291
|
setup.py: exclude test directory
|
2015-12-19 21:06:15 +01:00 |
|
Florent Kermarrec
|
b8b04ccc31
|
example_designs/make.py: do not use "-" in build_name
|
2015-12-12 16:49:48 +01:00 |
|
Florent Kermarrec
|
1f19518d63
|
phy/common: add LiteEthPHYHWReset and use it on phys
|
2015-12-09 16:57:02 +01:00 |
|
Florent Kermarrec
|
54d7c6620b
|
phy: add mdio on all phys
|
2015-12-09 16:42:35 +01:00 |
|
Florent Kermarrec
|
ad0b4a165f
|
phy: rmii refactor (tested)
|
2015-12-07 15:46:15 +01:00 |
|
Florent Kermarrec
|
17ce01b58e
|
core/mac/core: use fifo depth of 8 for RMII phy
|
2015-12-04 09:38:59 +01:00 |
|
Florent Kermarrec
|
6006186fe0
|
phy/rmii: use 50MHz (instead of 100Mhz) and use DDROutput to generate ref_clk
|
2015-12-03 23:47:08 +01:00 |
|
Florent Kermarrec
|
09e6b3a8d7
|
phy: add s7rgmii
|
2015-12-01 01:34:06 +01:00 |
|
Florent Kermarrec
|
6b39b0f674
|
phy: fix clock domains renaming (ClockDomainsRenamer refactoring issue)
|
2015-11-30 13:04:47 +01:00 |
|
Florent Kermarrec
|
133cb88ead
|
common: small cleanup
|
2015-11-27 19:51:26 +01:00 |
|
Florent Kermarrec
|
449d84bf11
|
remove Counter module
|
2015-11-24 21:02:07 +01:00 |
|
Florent Kermarrec
|
9a7039ef72
|
use mininal imports
|
2015-11-24 20:44:00 +01:00 |