Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
980 Commits 9 Branches 14 Tags 12 MiB
Commit Graph

980 Commits

Author SHA1 Message Date
Florent Kermarrec ddd46205aa ulx3s: Integrate Video Terminal and Video Framebuffer with new VideoECP5HDMIPHY. 2021-03-18 15:06:35 +01:00
Florent Kermarrec 4330769add minispartan6: Integrate Video Terminal and Video Framebuffer with new VideoS6HDMIPHY. 2021-03-18 14:10:42 +01:00
Hans Baier b7d86df01d fix #848: allow ram initialization in bitstream to enable block ram inference for ROM/RAM with initial value 2021-03-18 08:41:19 +07:00
enjoy-digital ef662035b1
Merge pull request #187 from hansfbaier/sockit-video-terminal 
arrow_sockit: get video terminal working on VGA
 2021-03-16 10:42:04 +01:00
Hans Baier 8b69ee57a6 arrow_sockit: get video terminal working on VGA 2021-03-16 12:31:41 +07:00
Florent Kermarrec 75f7120ff9 targets/Ultrascale: Fix build since idelay's reset is now handled by the PLL (with_reset=True). 2021-03-11 10:00:06 +01:00
Florent Kermarrec 8d3aaa8ea9 targets/nexys_video: Revert clk100 to avoid breaking Linux-on-LiteX-VexRiscv (we'll remove it when the switch the simple framebuffer will be done). 2021-03-11 09:48:26 +01:00
Florent Kermarrec 0e2d9a571e alveo_u280: Fix copyrights (avoid too much cascading on Platforms/Targets) and generate reset on idelay clock domain (similarly to recent change on others Ultrascale+ boards). 2021-03-10 11:23:27 +01:00
enjoy-digital f4ea3fb0d9
Merge pull request #168 from hplp/alveo_u280 
Alveo U280 board
 2021-03-10 11:16:32 +01:00
enjoy-digital 7c6876df42
Merge pull request #186 from gatecat/mipi_pins_x 
crosslink_nx_vip: Remove constraints for hard MIPI pins
 2021-03-10 11:13:49 +01:00
enjoy-digital 61f44739d7
Merge pull request #185 from stffrdhrn/arty-jtagbone 
arty: Add an option to enable jtagbone
 2021-03-10 11:12:20 +01:00
Florent Kermarrec 47faaf20d5 deca: Integrate Video Terminal (untested, resource issue). 2021-03-09 15:02:30 +01:00
Florent Kermarrec 8fb80053f7 targets/versa_ecp5: Fix LiteEthPHYRMGII tx/rx delays (need to be updated due to a bug fix in the ECP5RGMII PHY). 2021-03-08 17:39:13 +01:00
gatecat 496cae54ff crosslink_nx_vip: Remove constraint for MIPI pins 
Signed-off-by: gatecat <gatecat@ds0.me>
 2021-03-08 14:26:40 +00:00
Florent Kermarrec 9cdcb8cb43 ecpix5: Add Etherbone (--with-etherbone). 2021-03-08 13:45:09 +01:00
Stafford Horne 52ce49cf0c arty: Add an option to enable jtagbone 
Then adds jtagbone for arty.  I have tested with the following
litex_server and it seems to work fine.

  litex_server --jtag --jtag-config openocd_xc7_ft2232.cfg

Note, the jtagbone and etherbone may be mutually exclusive, but I am not
sure how to define that in the args.
 2021-03-08 07:05:54 +09:00
enjoy-digital 6139bd7eba
Merge pull request #183 from gatecat/vip_split_mclk 
crosslink_nx_vip: Camera IO fixes
 2021-03-06 11:20:53 +01:00
Florent Kermarrec e280bff1ec targets/video: Simplify/Cleanup integration. 2021-03-05 14:40:27 +01:00
Florent Kermarrec ce669ac8cd targets/nexys_video: Add optional VideoTerminal/VideoFramebuffer. 2021-03-05 14:33:22 +01:00
gatecat 547157c9ca crosslink_nx_vip: Fix cam_reset IO configuration 
Signed-off-by: gatecat <gatecat@ds0.me>
 2021-03-05 11:26:56 +00:00
gatecat 542001dddf crosslink_nx_vip: Split camera MCLK to its own resource 
Signed-off-by: gatecat <gatecat@ds0.me>
 2021-03-05 11:18:37 +00:00
Florent Kermarrec 21207533b0 targets/Ultrascale(+): Generate Reset to idelay clock domain (to be sure to follow UG571 reset sequence). 2021-03-04 19:49:03 +01:00
Florent Kermarrec 71652e8d44 icebreaker: Lower VideoTerminal resolution to use default 24MHz sys_clk. 2021-03-04 18:29:21 +01:00
Florent Kermarrec 253d8129af nexys4ddr: Integrate simple VideoFrameBuffer. 2021-03-03 20:00:31 +01:00
Florent Kermarrec 51a0bbfa65 platforms/targets: Harmonize VGA pins and use new Video Terminal on all targets with VGA support. 2021-03-03 18:05:24 +01:00
Florent Kermarrec 465a95d2a6 icebreaker/nexys4ddr: Use new LiteXSoC's add_video_terminal method to add the Video Terminal. 2021-03-03 17:47:20 +01:00
Florent Kermarrec 3af8ec0c8d targets/nexys4ddr: Replace VGA terminal with new LiteX's VideoTerminal. 2021-03-03 17:10:22 +01:00
Florent Kermarrec 7e3b8ab3b5 icebreaker: Add optional DVI Video Terminal with new LiteX's VideoOut core. 
Tested with: ./icebreaker.py --cpu-type=serv --with-video-terminal --build --flash

https://twitter.com/enjoy_digital/status/1365324823447171074
 2021-03-03 16:21:04 +01:00
Tim Ansell fa759716b6
Merge pull request #182 from hansfbaier/master 
README.md: fix typo
 2021-02-25 15:44:52 -08:00
Hans Baier 767e2875b3 README.md: fix typo 2021-02-26 04:55:11 +07:00
enjoy-digital 133ea64e3a
Merge pull request #179 from shenki/arty-numato-sdcard-pmod 
Numato sdcard pmod for Arty
 2021-02-25 09:38:17 +01:00
enjoy-digital aa5c4f9e5a
Merge branch 'master' into arty-numato-sdcard-pmod 2021-02-25 09:37:34 +01:00
Florent Kermarrec 768c10c630 targets/arty: rebase/merge PR179, rename adaptor to adapter. 2021-02-25 09:36:26 +01:00
enjoy-digital c55b606faf
Merge pull request #180 from hansfbaier/master 
Add board support for Terasic/Arrow DECA board (Intel Max10)
 2021-02-25 09:24:59 +01:00
Hans Baier 6f558a5d65 Add board support for Terasic/Arrow DECA board 2021-02-25 12:25:43 +07:00
Hans Baier bc255a6a0d arrow_sockit: Add README table entry and test target 2021-02-25 12:25:43 +07:00
enjoy-digital 98c80f0b2b
Merge pull request #177 from antmicro/arty-dynamic-ip 
target/arty: add eth_ip_configurable switch
 2021-02-24 09:29:55 +01:00
Joel Stanley 08ccf384aa targets/arty: Allow selection of sdcard mod adaptor 
The default stays with the Digilent/Antmicro layout, but the user can
optionally provide --sdcard-adaptor numato to use the Numato layout.

Signed-off-by: Joel Stanley <joel@jms.id.au>
 2021-02-24 14:59:50 +10:30
Joel Stanley 2b49082696 platforms/arty: Add numato sd card pmod 
It has a different layout.

Thanks to David for documenting the pinout in this issue:
https://github.com/enjoy-digital/litex/issues/817

 Expansion Pin 	SD 	SPI SD 	Artix 	Arty-A7 	PMOD PIN 	PMOD Index
 2 		DATA_2 	  	D4 	JD1 		1 		0
 4 		CMD 	MOSI 	D3 	JD2 		2 		1
 6 		DATA_0 	MISO 	F4 	JD3 		3 		2
   		CD 	  	F3 	JD4 		4 		3
 1 		DATA_3 	CS_N 	E2 	JD7 		7 		4
 3 		CLK 	CLK 	D2 	JD8 		8 		5
 5 		DATA_1 	  	H2 	JD9 		9 		6
   	  		  	G2 	JD10

Signed-off-by: Joel Stanley <joel@jms.id.au>
 2021-02-24 14:59:50 +10:30
Aleksandra Swierkowska ae0d4dc0d8 target/arty: add eth_dynamic_ip switch 2021-02-23 21:01:27 +01:00
Florent Kermarrec aad8154e3a targets/sds1104xe: Enable both Ethernet/Etherbone with hybrid LiteEthMAC. 2021-02-23 15:27:50 +01:00
enjoy-digital 5b28c619d5
Merge pull request #178 from yetifrisstlama/vc707_clk 
fix vc707 default_clk_period
 2021-02-23 12:17:45 +01:00
Florent Kermarrec a90c0bc8f9 platforms/sds1104xe: Integrate changes from https://github.com/360nosc0pe/scope. 2021-02-22 13:45:48 +01:00
Michael Betz 09c3bd616b Merge branch 'master' into vc707_clk 2021-02-19 22:49:46 -08:00
Michael Betz c32e790421 vc707: fix default clock frequency 2021-02-19 22:47:18 -08:00
Florent Kermarrec 11405d9ee3 targets/sds1104xe/BaseSoC: Enable Etherbone by default also defaults to Crossover UART when kwargs is empty. 2021-02-18 19:30:05 +01:00
enjoy-digital 1fcd96971d
Merge pull request #172 from hansfbaier/master 
sockit: Add an option to plug in an UART via the GPIO daughter board, make connector pin numbers one-based
 2021-02-16 22:44:52 +01:00
Florent Kermarrec 975150ca68 platforms/sds1104xe: fix ddram IOStandard (SSTL15, thanks @tmbinc) and add INTERNAL_VREF on ddram banks. 2021-02-16 17:32:41 +01:00
Florent Kermarrec 9baa9d5d83 platform/de10nano: fix programmer (thanks @Godtec, see https://github.com/enjoy-digital/litex/pull/811). 2021-02-12 15:23:17 +01:00
Hans Baier 9a94e835c3 sockit: Add an option to plug in an UART via the GPIO daughter board 2021-02-10 14:52:19 +07:00