Florent Kermarrec
|
996f5b2edd
|
efinix_trion_t120_bga576_dev_kit: Enable target1 port and also connect it to SoC.
|
2021-11-16 18:12:42 +01:00 |
Florent Kermarrec
|
7ce6c4cf79
|
efinix_trion_t120_bga576_dev_kit: Switch to ctrl_type = "none" (Also seems to work fine, avoid ddr_reset_sequencer dependency).
|
2021-11-16 17:50:47 +01:00 |
Florent Kermarrec
|
99f4f97f00
|
efinix_trion_t120_bga576_dev_kit: Use new InterfaceWriterBlock/InterfaceWriterXMLBlock and move PLL/DRAM blocks definition to target.
|
2021-11-16 17:41:26 +01:00 |
Alessandro Comodi
|
fa26b126df
|
platforms: ddr4 datacenter: invert eth clocks
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
|
2021-11-16 12:55:50 +01:00 |
enjoy-digital
|
45f9e25b5a
|
Merge pull request #293 from hansfbaier/master
Wrong pin / use default setup without CPU
|
2021-11-15 08:37:00 +01:00 |
Hans Baier
|
e16fa193fc
|
qmtech 10cl006: remove all options which won't fit into the device. use uartbone as default
|
2021-11-15 10:23:01 +07:00 |
Hans Baier
|
2272962315
|
qmtech_10cl001: fix wrong sdram clock pin
|
2021-11-15 09:54:17 +07:00 |
Florent Kermarrec
|
138dc1467e
|
quicklogic_quickfeather: Fix build with GPIOIn when cpu-type=None (IRQ not supported).
|
2021-11-14 09:30:52 +01:00 |
Florent Kermarrec
|
ed67b91fcc
|
quicklogic_quickfeather: Simplify cpu_type switch between None/EOS-S3.
|
2021-11-14 09:26:29 +01:00 |
Florent Kermarrec
|
2d3422869c
|
quicklogic_quickfeather: Update clocking.
|
2021-11-14 09:19:19 +01:00 |
Florent Kermarrec
|
df468fcf85
|
quicklogic_quickfeather: Avoid add_csr calls (not required).
|
2021-11-14 08:54:49 +01:00 |
Florent Kermarrec
|
06bae58f48
|
efinix_trion_t120_bga576: Do a bit a of cleanup on LPDDR3 now that working.
|
2021-11-12 19:43:28 +01:00 |
Florent Kermarrec
|
86f6d7e66b
|
efinix_trion_t120_bga576_dev_kit: Remove test command.
|
2021-11-12 18:06:11 +01:00 |
Florent Kermarrec
|
4e03f66fad
|
efinix_trion_t120_bga576_dev_kit: Remove debug, integrate LPDDR3 as done on other targets.
Also lower sys_clk_freq since seems to cause issue with DRAM at 100MHz: Needs to be investigated.
|
2021-11-12 18:04:30 +01:00 |
Florent Kermarrec
|
77fffda9cd
|
efinix_trion_t120_bga576_dev_kit: Switch to UARTBone, Add LiteScope on Pseudo-AXI, fix addressing and do first successful LPDDR3 accesses :)
|
2021-11-12 16:41:42 +01:00 |
Gwenhael Goavec-Merou
|
648d38da7e
|
quicklogic_quickfeather: add button and GPIOIn
Signed-off-by: Gwenhael Goavec-Merou <gwenhael.goavec-merou@trabucayre.com>
|
2021-11-12 13:21:00 +01:00 |
Florent Kermarrec
|
5374c32873
|
test/test_targets: Exclude efinix_trion_t20_mipi_dev_kit from CI test.
|
2021-11-12 11:23:17 +01:00 |
Florent Kermarrec
|
b6c5a85b98
|
Add initial Efinix Trion T20 MIPI Dev Kit support: CPU, ROM, RAM, UART and SPI Flash.
Tested with:
./efinix_trion_t20_mipi_dev_kit.py --with-spi-flash --build --load
__ _ __ _ __
/ / (_) /____ | |/_/
/ /__/ / __/ -_)> <
/____/_/\__/\__/_/|_|
Build your hardware, easily!
(c) Copyright 2012-2021 Enjoy-Digital
(c) Copyright 2007-2015 M-Labs
BIOS built on Nov 12 2021 08:37:48
BIOS CRC passed (2bec12a3)
Migen git sha1: 7507a2b
LiteX git sha1: f679992f
--=============== SoC ==================--
CPU: VexRiscv @ 100MHz
BUS: WISHBONE 32-bit @ 4GiB
CSR: 32-bit data
ROM: 128KiB
SRAM: 8KiB
FLASH: 4096KiB
--========== Initialization ============--
Initializing W25Q32JV SPI Flash @0x00400000...
Enabling Quad mode...
First SPI Flash block erased, unable to perform freq test.
Memspeed at 0x400000 (Sequential, 4.0KiB)...
Read speed: 2.6MiB/s
Memspeed at 0x400000 (Random, 4.0KiB)...
Read speed: 1.5MiB/s
--============== Boot ==================--
Booting from serial...
Press Q or ESC to abort boot completely.
sL5DdSMmkekro
Timeout
No boot medium found
--============= Console ================--
litex>
|
2021-11-12 08:42:10 +01:00 |
Florent Kermarrec
|
d6fc4b412e
|
efinix_trion_t120/t20_dev_kit: Switch back to 100MHz (now that timings constraints are correctly applied).
|
2021-11-12 07:58:51 +01:00 |
Florent Kermarrec
|
7ce8567d9b
|
targets/efinix: Bitstreams now directly generated to gateware directory.
|
2021-11-11 11:19:39 +01:00 |
Florent Kermarrec
|
855fd7e3d7
|
efinix_trion_t120_bga576_dev_kit: Continue LPDDR3 integration...
|
2021-11-10 19:40:35 +01:00 |
Florent Kermarrec
|
224f527baa
|
efinix_trion_t120_bga576_dev_kit: Go a bit further in DRAM integration.
|
2021-11-10 12:07:30 +01:00 |
Gwenhael Goavec-Merou
|
040e7b3104
|
quicklogic_quickfeather: Use initial EOS-S3 support/integration.
|
2021-11-09 18:59:37 +01:00 |
Florent Kermarrec
|
8ce83ce92f
|
efinix_trion_t120_bga576_dev_kit: Add inital LPDDR3 integration (not yet working).
|
2021-11-09 16:13:40 +01:00 |
Florent Kermarrec
|
9a7e5f40b4
|
efinix_trion_t120_bga576_dev_kit: Add Ethernet/Etherbone support.
Still not fully validated: TX seems OK but RX seems shifted/corrupted.
|
2021-11-09 11:32:32 +01:00 |
Florent Kermarrec
|
ccebae6f55
|
targets/hyperram: Update integration.
|
2021-11-08 16:39:49 +01:00 |
Florent Kermarrec
|
184f41e61a
|
sipeed_tang_nano: Use PLL and 48MHz sys_clk, switch to SoCMini, add UARTBone (at 1MBauds).
Working correctly on hardware with updated CH552 firmware & patched litex_server...
|
2021-11-08 09:23:44 +01:00 |
enjoy-digital
|
63913d8c82
|
Merge pull request #292 from hansfbaier/master
terasic_sockit now also can use the DRAM module from litedram
|
2021-11-08 08:05:54 +01:00 |
Hans Baier
|
8124c51dd0
|
Merge branch 'litex-hub:master' into master
|
2021-11-08 12:48:23 +07:00 |
Hans Baier
|
d6bf2fd00e
|
terasic_sockit: Use standard SDRAM module from litedram
|
2021-11-08 12:48:03 +07:00 |
enjoy-digital
|
91d0cd50ea
|
Merge pull request #291 from sergachev/master
sqrl_acorn: add vivado programmer option, fix warnings
|
2021-11-07 22:14:11 +01:00 |
Ilia Sergachev
|
099d947a49
|
sqrl_acorn: fix vivado cfgbvs and config_voltage warnings
|
2021-11-07 16:18:22 +01:00 |
Ilia Sergachev
|
202b0e3e7d
|
sqrl_acorn: add option to use vivado programmer
|
2021-11-07 16:18:00 +01:00 |
enjoy-digital
|
3dbad2ee06
|
Merge pull request #289 from hansfbaier/qmtech-altera-fixes
QMTech Altera fixes
|
2021-11-06 08:34:34 +01:00 |
Hans Baier
|
f0356d8434
|
QMTech Daughterboard: remove xilinx specific attribute
|
2021-11-06 10:25:57 +07:00 |
Hans Baier
|
a9847f15a7
|
qmtech_5cefa2: tuned the clock phase shift to be able to run the system at 105MHz
|
2021-11-06 09:58:10 +07:00 |
Hans Baier
|
b2813cfb70
|
use the right DRAM chip for the QMTech Altera boards
|
2021-11-06 08:45:03 +07:00 |
Hans Baier
|
ee5638a96b
|
qmtech-boards: fix serial so that it gets replaced by daughterboard serial correctly
|
2021-11-06 06:49:25 +07:00 |
Florent Kermarrec
|
6e7c76b71e
|
fairwaves_xtrx: Add clk60 (from USB PHY) as default Clk when no PCIe.
Fixes CI.
|
2021-11-05 15:22:55 +01:00 |
enjoy-digital
|
ce229d60fb
|
Merge pull request #288 from litex-hub/fairwaves_xtrx
Add initial Fairwaves XTRX support (SoC with JTAG-UART and PCIe Gen2 X1).
|
2021-11-05 14:53:42 +01:00 |
Florent Kermarrec
|
ceaaf67dfd
|
Add initial Fairwaves XTRX support (SoC with JTAG-UART and PCIe Gen2 X1).
|
2021-11-05 14:52:45 +01:00 |
enjoy-digital
|
01463a81a4
|
Merge pull request #287 from hansfbaier/qmtech-fixes
10cl006: add missing spiflash option
|
2021-11-05 07:11:27 +01:00 |
enjoy-digital
|
4d99073ce3
|
Merge pull request #286 from hansfbaier/qmtech-5cefa2
Add support for QMTech 5CEFA2 board (Cyclone V)
|
2021-11-05 07:11:04 +01:00 |
Hans Baier
|
3a25af1c28
|
10cl006: add missing spiflash option
|
2021-11-05 09:57:04 +07:00 |
Hans Baier
|
0edce3a176
|
Add support for QMTech 5CEFA2 board (Cyclone V)
|
2021-11-05 09:53:25 +07:00 |
Florent Kermarrec
|
a482d7f6de
|
targets/qmtech_xc7a35t: Use gpio_serial as serial when not mounted on daughterboard.
|
2021-11-04 18:52:36 +01:00 |
Florent Kermarrec
|
9543b5efae
|
marble/marble_mini: Add berkeleylab prefix.
|
2021-11-04 18:42:16 +01:00 |
Florent Kermarrec
|
5e5ae880a4
|
targets/litex_acorn_baseboard: Integrate WS2812/NeoPixel.
Tested with:
./litex_acorn_baseboard.py --cpu-type=None --uart-name=uartbone --with-ws2812 --build --csr-csv=csr.csv --load
litex_server --uart --uart-port=/dev/ttyUSBX
And test script: https://gist.github.com/enjoy-digital/c32c679a9ee4429d7f38a5ca5016a45a
|
2021-11-04 16:36:25 +01:00 |
enjoy-digital
|
808befec3b
|
Merge pull request #283 from yetifrisstlama/master
add Marble-board platform and target file
|
2021-11-04 15:20:11 +01:00 |
enjoy-digital
|
a4f8f12067
|
Merge pull request #284 from hansfbaier/master
QMTech boards: fix swapped RX/TX lines, remove double uart replacer
|
2021-11-04 15:18:16 +01:00 |