litex/migen/bus/csr.py

131 lines
3.7 KiB
Python
Raw Normal View History

from migen.fhdl.std import *
2012-07-07 16:36:15 -04:00
from migen.bus.transactions import *
2013-03-30 12:28:41 -04:00
from migen.bank.description import CSRStorage
from migen.genlib.record import *
from migen.genlib.misc import chooser
2011-12-04 18:16:44 -05:00
2013-07-28 10:33:36 -04:00
_layout = [
("adr", "address_width", DIR_M_TO_S),
("we", 1, DIR_M_TO_S),
("dat_w", "data_width", DIR_M_TO_S),
("dat_r", "data_width", DIR_S_TO_M)
2013-07-28 10:33:36 -04:00
]
2011-12-08 12:47:32 -05:00
class Interface(Record):
def __init__(self, data_width=8, address_width=14):
Record.__init__(self, set_layout_parameters(_layout,
data_width=data_width, address_width=address_width))
2011-12-04 18:16:44 -05:00
class Interconnect(Module):
def __init__(self, master, slaves):
self.comb += master.connect(*slaves)
2012-07-07 16:36:15 -04:00
class Initiator(Module):
def __init__(self, generator, bus=None):
2012-07-07 16:36:15 -04:00
self.generator = generator
if bus is None:
bus = Interface()
self.bus = bus
2012-07-07 16:36:15 -04:00
self.transaction = None
self.read_data_ready = False
2012-07-07 16:36:15 -04:00
self.done = False
2014-10-17 05:08:37 -04:00
2014-03-19 19:47:25 -04:00
def do_simulation(self, selfp):
2012-07-07 16:36:15 -04:00
if not self.done:
if self.transaction is not None:
if isinstance(self.transaction, TRead):
if self.read_data_ready:
2014-03-19 19:47:25 -04:00
self.transaction.data = selfp.bus.dat_r
self.transaction = None
self.read_data_ready = False
else:
self.read_data_ready = True
2012-07-07 16:36:15 -04:00
else:
2014-03-19 19:47:25 -04:00
selfp.bus.we = 0
self.transaction = None
if self.transaction is None:
try:
self.transaction = next(self.generator)
except StopIteration:
self.transaction = None
2014-03-19 19:47:25 -04:00
raise StopSimulation
if self.transaction is not None:
2014-03-19 19:47:25 -04:00
selfp.bus.adr = self.transaction.address
if isinstance(self.transaction, TWrite):
2014-03-19 19:47:25 -04:00
selfp.bus.we = 1
selfp.bus.dat_w = self.transaction.data
2012-12-06 11:16:17 -05:00
class SRAM(Module):
2013-05-19 14:53:37 -04:00
def __init__(self, mem_or_size, address, read_only=None, init=None, bus=None):
2013-07-28 10:33:36 -04:00
if bus is None:
bus = Interface()
self.bus = bus
data_width = flen(self.bus.dat_w)
2012-12-06 11:16:17 -05:00
if isinstance(mem_or_size, Memory):
mem = mem_or_size
2012-12-06 11:16:17 -05:00
else:
2013-05-19 14:53:37 -04:00
mem = Memory(data_width, mem_or_size//(data_width//8), init=init)
csrw_per_memw = (mem.width + data_width - 1)//data_width
word_bits = log2_int(csrw_per_memw)
2013-06-03 15:51:14 -04:00
page_bits = log2_int((mem.depth*csrw_per_memw + 511)//512, False)
2012-12-06 11:16:17 -05:00
if page_bits:
self._page = CSRStorage(page_bits, name=mem.name_override + "_page")
2012-12-06 11:16:17 -05:00
else:
self._page = None
if read_only is None:
if hasattr(mem, "bus_read_only"):
read_only = mem.bus_read_only
else:
read_only = False
2014-10-17 05:08:37 -04:00
###
port = mem.get_port(write_capable=not read_only)
self.specials += mem, port
2014-10-17 05:08:37 -04:00
2012-12-06 11:16:17 -05:00
sel = Signal()
sel_r = Signal()
self.sync += sel_r.eq(sel)
self.comb += sel.eq(self.bus.adr[9:] == address)
if word_bits:
word_index = Signal(word_bits)
word_expanded = Signal(csrw_per_memw*data_width)
self.sync += word_index.eq(self.bus.adr[:word_bits])
self.comb += [
word_expanded.eq(port.dat_r),
If(sel_r,
chooser(word_expanded, word_index, self.bus.dat_r, n=csrw_per_memw, reverse=True)
)
]
if not read_only:
wregs = []
for i in range(csrw_per_memw-1):
wreg = Signal(data_width)
self.sync += If(sel & self.bus.we & (self.bus.adr[:word_bits] == i), wreg.eq(self.bus.dat_w))
wregs.append(wreg)
memword_chunks = [self.bus.dat_w] + list(reversed(wregs))
self.comb += [
port.we.eq(sel & self.bus.we & (self.bus.adr[:word_bits] == csrw_per_memw - 1)),
port.dat_w.eq(Cat(*memword_chunks))
]
else:
self.comb += If(sel_r, self.bus.dat_r.eq(port.dat_r))
if not read_only:
self.comb += [
port.we.eq(sel & self.bus.we),
port.dat_w.eq(self.bus.dat_w)
]
2014-10-17 05:08:37 -04:00
2012-12-06 11:16:17 -05:00
if self._page is None:
self.comb += port.adr.eq(self.bus.adr[word_bits:word_bits+flen(port.adr)])
2012-12-06 11:16:17 -05:00
else:
2013-03-30 12:28:41 -04:00
pv = self._page.storage
self.comb += port.adr.eq(Cat(self.bus.adr[word_bits:word_bits+flen(port.adr)-flen(pv)], pv))
def get_csrs(self):
if self._page is None:
return []
else:
return [self._page]