Sebastien Bourdeauducq
|
78d5645236
|
software/libbase: double precision FP glue
|
2012-05-24 23:47:32 +02:00 |
|
Sebastien Bourdeauducq
|
275caae7f0
|
software/libbase: fix softfloat compilation warnings
|
2012-05-24 23:25:59 +02:00 |
|
Sebastien Bourdeauducq
|
97b77945e5
|
software/libbase: upgrade softfloat to version 2b + add support for more precision
|
2012-05-24 23:21:18 +02:00 |
|
Sebastien Bourdeauducq
|
22f7d1716e
|
Remove some boilerplate
|
2012-05-24 19:22:27 +02:00 |
|
Sebastien Bourdeauducq
|
5d0d249236
|
README: update build command
|
2012-05-24 19:04:30 +02:00 |
|
Sebastien Bourdeauducq
|
473c75898e
|
software: include.mak -> common.mak
|
2012-05-24 19:02:59 +02:00 |
|
Sebastien Bourdeauducq
|
2500e71cb7
|
software: merge libextra into libbase
|
2012-05-24 19:01:47 +02:00 |
|
Sebastien Bourdeauducq
|
2823034a7b
|
software/libextra: remove blockdev + fatfs
|
2012-05-24 18:51:27 +02:00 |
|
Sebastien Bourdeauducq
|
f6f42293d1
|
Clock frequency detection
|
2012-05-22 13:23:44 +02:00 |
|
Sebastien Bourdeauducq
|
4d754dbb33
|
bios: serial, network and flash boot support
|
2012-05-21 22:57:12 +02:00 |
|
Sebastien Bourdeauducq
|
5917048a37
|
minimac: add tx start register
|
2012-05-21 22:56:41 +02:00 |
|
Sebastien Bourdeauducq
|
275ed9cd9c
|
bios: timer support
|
2012-05-21 22:56:21 +02:00 |
|
Sebastien Bourdeauducq
|
e33399de82
|
bios/ddrinit: use new padding scheme for address register
|
2012-05-21 22:55:45 +02:00 |
|
Sebastien Bourdeauducq
|
493b181af1
|
bank/description: pad unaligned multi-word registers at the top
|
2012-05-21 22:55:23 +02:00 |
|
Sebastien Bourdeauducq
|
9958aab342
|
tools/mkmmimg: remove LZMA option
|
2012-05-21 22:01:57 +02:00 |
|
Sebastien Bourdeauducq
|
d03ee7a89f
|
libbase: unmask UART interrupt correctly
|
2012-05-21 20:01:21 +02:00 |
|
Sebastien Bourdeauducq
|
9449bbea0a
|
Add LICENSE file
|
2012-05-21 19:56:23 +02:00 |
|
Sebastien Bourdeauducq
|
c01594f9fd
|
Common interrupt numbers
|
2012-05-21 19:52:41 +02:00 |
|
Sebastien Bourdeauducq
|
94245517f2
|
Add timer
|
2012-05-21 19:46:04 +02:00 |
|
Sebastien Bourdeauducq
|
8ad251c94c
|
Connect Ethernet IRQ
|
2012-05-20 23:48:41 +02:00 |
|
Sebastien Bourdeauducq
|
4e18e45686
|
Add Ethernet MAC
|
2012-05-20 00:30:03 +02:00 |
|
Sebastien Bourdeauducq
|
7d18736ff2
|
Update gitignore
|
2012-05-17 01:42:08 +02:00 |
|
Sebastien Bourdeauducq
|
79124d822b
|
Identifier
|
2012-05-17 01:41:41 +02:00 |
|
Sebastien Bourdeauducq
|
141269b384
|
Get CSR base addresses from include file
|
2012-05-16 10:36:46 +02:00 |
|
Sebastien Bourdeauducq
|
bb798176fc
|
Common include files
|
2012-05-16 10:20:04 +02:00 |
|
Sebastien Bourdeauducq
|
b6aa40d845
|
bios: automatically enable hardware memory controller and test memory
|
2012-05-15 19:29:26 +02:00 |
|
Sebastien Bourdeauducq
|
68cd445662
|
bus/wishbone2asmi: fix cache tag size
|
2012-05-15 15:18:03 +02:00 |
|
Sebastien Bourdeauducq
|
0bea1e2589
|
asmi: dat_wm high to disable data write
|
2012-05-15 14:41:54 +02:00 |
|
Sebastien Bourdeauducq
|
425c8b8e70
|
asmicon/multiplexer: fix read tag delay
|
2012-05-15 13:13:40 +02:00 |
|
Sebastien Bourdeauducq
|
7ecfd60368
|
bios: more DDR diagnostic functions
|
2012-05-14 20:07:57 +02:00 |
|
Sebastien Bourdeauducq
|
2ccdade88e
|
tb/asmicon_wb: better access pattern
|
2012-04-30 19:08:31 -05:00 |
|
Sebastien Bourdeauducq
|
f2c20e4af0
|
bus/asmibus/hub: hack to prevent comb loops
|
2012-04-30 17:11:42 -05:00 |
|
Sebastien Bourdeauducq
|
398ece8fe2
|
fhdl/verilog: add option to display which comb blocks are run
This is a debug hack to help find combinatorial loops in designs.
|
2012-04-30 16:38:40 -05:00 |
|
Sebastien Bourdeauducq
|
0b62e573ae
|
sim: pass extra keyword arguments to Verilog converter
|
2012-04-30 16:38:17 -05:00 |
|
Sebastien Bourdeauducq
|
87ee4baaf0
|
tb/asmicon_wb: test asmicon with wishbone bridge
|
2012-04-26 17:53:05 -05:00 |
|
Sebastien Bourdeauducq
|
902908bd3b
|
tb/asmicon: do not keep files
|
2012-04-26 17:21:10 -05:00 |
|
Sebastien Bourdeauducq
|
6a52e44d09
|
fhdl: support len() on signals
|
2012-04-08 18:06:22 +02:00 |
|
Sebastien Bourdeauducq
|
b9c533be51
|
bank/csrgen: allow specifying existing CSR interface
|
2012-04-06 14:59:09 +02:00 |
Brandon Hamilton
|
49b58a03a0
|
Optionally accept iverilog simulator options
|
2012-04-03 12:58:19 +02:00 |
|
Sebastien Bourdeauducq
|
19b1cc2529
|
Remove uses of pads, new constraints system
|
2012-04-02 19:22:17 +02:00 |
|
Sebastien Bourdeauducq
|
2a4e49e381
|
fhdl: phase out pads
|
2012-04-02 19:21:43 +02:00 |
|
Sebastien Bourdeauducq
|
1b60c7ff40
|
vpi: delete merged Icarus Verilog patch
|
2012-04-02 19:11:32 +02:00 |
|
Sebastien Bourdeauducq
|
623e8e436a
|
fhdl/verilog: do not attempt to initialize instance and mem output signals
|
2012-04-02 12:59:42 +02:00 |
|
Sebastien Bourdeauducq
|
d2c4afe66c
|
asmicon: various fixes. Now produces convincing refresh/read sequences.
|
2012-04-01 23:24:24 +02:00 |
|
Sebastien Bourdeauducq
|
f5671c566f
|
tb/asmicon: global test bench
|
2012-04-01 23:23:45 +02:00 |
|
Sebastien Bourdeauducq
|
6e3b25ebb6
|
bus/dfi: reset active low signals to 1
|
2012-04-01 17:43:24 +02:00 |
|
Sebastien Bourdeauducq
|
d3c6b8d16f
|
sim/proxy: support lists
|
2012-04-01 17:19:53 +02:00 |
|
Sebastien Bourdeauducq
|
f3ae22f488
|
fhdl/verilog: initialize internal read-only signals with their reset values
|
2012-04-01 16:39:11 +02:00 |
|
Sebastien Bourdeauducq
|
185bd66ee4
|
tb/asmicon: bankmachine test bench
|
2012-03-31 18:11:29 +02:00 |
|
Sebastien Bourdeauducq
|
0dfc215fe8
|
corelogic/roundrobin: handle correctly special case with 1 request source
|
2012-03-31 18:01:40 +02:00 |