Commit Graph

9274 Commits

Author SHA1 Message Date
Andrew Dennison 08189663ba soc/add_spi_flash: fix bios 1x mode support
require both phy and flash support to enable QUAD/QPI capability.

Many flash devices support 4x read but may be on a 1x phy
2024-02-01 14:37:22 +11:00
Andrew Dennison 4dae3a9f4d build/openfpgaloader: report command line on error
Helps explain failures
2024-02-01 14:37:16 +11:00
Florent Kermarrec f73fbee309 cores/spi/spi_master: Improve documentation, especially on Raw/Aligned mode and CS control. 2024-01-30 10:57:09 +01:00
Florent Kermarrec a3904ac26d CHANGES.md: Update. 2024-01-30 09:51:05 +01:00
Florent Kermarrec 488247e4f7 build/efinix/programmer: Define EFXDBG_HOME now required by latest Efinity versions. 2024-01-30 09:44:52 +01:00
Gwenhael Goavec-Merou 245bed7195 soc/cores/clock/efinix: fix input clock code for trion when the input clock comes from another PLL 2024-01-25 17:39:12 +01:00
Gwenhael Goavec-Merou d32095540a soc/integration/soc: add_ethernet/add_ip_constants: cast str to int (avoid double quote in soc.h 2024-01-24 16:06:44 +01:00
Florent Kermarrec f543b18d02 soc/add_ethernet: Refactor local/remote_ip configuration and add basic checks for IP address length + validity. 2024-01-24 15:28:18 +01:00
enjoy-digital 115e87ff4f
Merge pull request #1877 from trabucayre/ethernet_local_remote_ip
soc/integration/soc: add_etherbone: allowing to specify local/remote IP
2024-01-24 15:15:31 +01:00
Gwenhael Goavec-Merou bcde71b051 soc/integration/soc: add_etherbone: allowing to specify local/remote IP 2024-01-24 15:13:42 +01:00
enjoy-digital 1be3f0297d
Merge pull request #1876 from trabucayre/vexriscv_configurable_clint_csr_addr
soc/cores/cpu/vexriscv_smp/core: allowing configure CSR/CLINT base address by overriding default value or using args
2024-01-23 16:27:16 +01:00
Florent Kermarrec c31ec79981 CHANGES.md: Update. 2024-01-23 16:02:11 +01:00
Gwenhael Goavec-Merou bb62f7aa63 soc/cores/cpu/vexriscv_smp/core: allowing configure CSR/CLINT/PLIC base address by overriding default value or using args 2024-01-22 18:36:51 +01:00
enjoy-digital 4c07d72af3
Merge pull request #1874 from trabucayre/naxriscv_arch
soc/cores/cpu/naxriscv fix arch definition and small adjust
2024-01-19 10:22:43 +01:00
Gwenhael Goavec-Merou 854541d5c7 soc/cores/cpu/naxriscv/core: adding argument to enable rvc extension 2024-01-19 07:37:55 +01:00
Gwenhael Goavec-Merou f00d49211b soc/cores/cpu/naxriscv/core: force go back previous directory after git clone 2024-01-18 15:21:37 +01:00
Gwenhael Goavec-Merou 4222a585c9 soc/cores/cpu/naxriscv/core: fix arch definition 2024-01-18 15:04:09 +01:00
Florent Kermarrec b19d992f23 inteconnect/ahb: Add specific case for 32-bit data width, fix CSR accesses with gowin_ae350. 2024-01-15 11:40:25 +01:00
Florent Kermarrec 6b79644108 cores/cpu/gowin_emcu: Switch to LiteX's UART.
A UART does not cost that much ressources and this avoid specific code/allow simplifying support.
2024-01-11 13:53:15 +01:00
Florent Kermarrec 8aa5958fb7 cores/cpu: Add intitial gowin_ae350 support. 2024-01-11 13:11:56 +01:00
Florent Kermarrec e689aab18a interconnect/ahb/AHB2Wishbone: Add proper Wishbone sel decoder/support. 2024-01-11 10:17:22 +01:00
Florent Kermarrec 80dfb5ca34 interconnect/ahb/AHB2Wishbone: Simplify and add proper Address/Data-Phases. 2024-01-10 12:10:15 +01:00
Gwenhael Goavec-Merou a2c2d70841 build/gowin/gowin: adding list of additional cst commands (to place resources)
Signed-off-by: Gwenhael Goavec-Merou <gwenhael@enjoy-digital.fr>
2024-01-10 10:30:41 +01:00
Gwenhael Goavec-Merou 31d3325219 build/gowin/platform: adding mock add_false_path_constraint method
Signed-off-by: Gwenhael Goavec-Merou <gwenhael@enjoy-digital.fr>
2024-01-10 10:30:36 +01:00
Gwenhael Goavec-Merou 91fbc79ac2 build/gowin/common: adding missing TX/Q1 ODDR signals 2024-01-08 07:28:56 +01:00
Florent Kermarrec 718c26d8fc cpu/gowin_emcu: Add interfaces directly to instances and simplify/cleanup to remove some warnings. 2024-01-04 19:33:43 +01:00
Florent Kermarrec c61d2de13b CHANGES.md: Update. 2024-01-04 15:37:58 +01:00
Florent Kermarrec cf165d3c2c README/Bios: Bump year. 2024-01-04 15:33:01 +01:00
Florent Kermarrec 739a8db8c3 cpu/gowin_emcu: Specify AHB data_width/address_width. 2024-01-04 15:30:47 +01:00
Florent Kermarrec 7009299132 interconnect/ahb: Simplify AHBInterface and add data_width/address_width parameters. 2024-01-04 15:30:26 +01:00
Florent Kermarrec 02f0a96c84 interconnect/ahb: Add AHB prefix to TransferType/Interface (similar to AXI). 2024-01-04 15:21:32 +01:00
Florent Kermarrec 55e2a1cec6 cpu/gowin_emcu: Switch pbus to byte addresssing. 2024-01-04 13:13:21 +01:00
Florent Kermarrec 5bbcda4d5c interconnect/ahb/AHB2Wishbone: Fix size check that is too restrictive, can be <= log2_int(ahb.data_width//8). 2024-01-04 13:12:29 +01:00
Florent Kermarrec 6a6837062a cpu/gowin_emcu: Remove interrupt signal since not yet functional/used. 2024-01-04 10:40:47 +01:00
Florent Kermarrec 386854cbd3 cpu/gowin_emcu: Use crt0.c from cortex_m3. 2024-01-04 10:38:45 +01:00
Florent Kermarrec de6fbf1271 cpu/gowin_emcu: Directly connect AHB interfaces, using for loops make things unclear/difficult to follow. 2024-01-04 10:33:50 +01:00
Florent Kermarrec b0cde1acdd cpu/gowin_emcu: Switch SRAM to 4 SRAMS of 8-bit each. 2024-01-04 10:12:36 +01:00
Florent Kermarrec 01520cd638 cpu/gowin_emcu: Simplify SRAM. 2024-01-04 09:59:17 +01:00
Florent Kermarrec 6d3c955d59 cpu/gowin_emcu: Increase similarities with cortex_m3 (since gowin_emcu is a Cortex M3). 2024-01-04 09:09:18 +01:00
Florent Kermarrec 85ef3bd8a7 cpu/gowin_emcu: Add missing reset signals. 2024-01-03 19:41:03 +01:00
Florent Kermarrec 3f9de470f6 cpu/gowin_emcu: Add gcc_flags method and set UART_POLLING in it. 2024-01-03 19:15:46 +01:00
Florent Kermarrec 456dda050c cpu/gowin_emcu: Cleanup/Simplify. 2024-01-03 19:11:05 +01:00
Florent Kermarrec 3909b1d611 build/openfpgaloader: Add kwargs support to flash method and some comments. 2024-01-02 13:50:02 +01:00
gsomlo acf07a21c9
soc: fix typo in cpu mem_bus axi-via-wb downconvert (#1865)
Fixes: 002aad7a4

Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
2024-01-01 13:32:40 -05:00
enjoy-digital 56f61986f0
Merge pull request #1862 from dau-dev/tkp/classifiers
Fix classifiers to satisfy format checks
2023-12-31 19:17:43 +01:00
Tim Paine 68cfb6eea0 Fix classifiers to satisfy format checks 2023-12-28 15:49:31 -05:00
Florent Kermarrec 67cfcadf79 setup.py/CHANGES.md: Prepare 2023.12 release. 2023-12-25 15:36:10 +01:00
Gwenhael Goavec-Merou 7062e3379f build/efinix/ifacewriter: bypass clks out frequency check for Trion when a feedback clock is used 2023-12-20 20:33:15 +01:00
Gwenhael Goavec-Merou 54c58ef8b9 build/efinix/ifacewriter: reorder FEEDBACK for Trion devices. 2023-12-20 20:29:23 +01:00
Gwenhael Goavec-Merou 7d5de90a24 soc/cores/clock/efinix: remove 2 output clocks limit, reset o_div_max when a nex vco_max_freq is found 2023-12-20 20:28:51 +01:00