William D. Jones
472665b81d
Add a command line option (-use_new_parser yes) to Xilinx XST to force use of the newer parser for older FPGAs.
2015-04-25 23:01:07 +08:00
Florent Kermarrec
73a1687562
migen/test: for now desactivate test_generic_syntax (travis-ci's Verilator needs to be upgraded?)
2015-04-24 13:24:52 +02:00
Florent Kermarrec
67702f25ab
migen/fhdl/verilog: _printheader/_printcomb, remove default value of arguments which are not used in internal functions. (thanks sb)
2015-04-24 12:54:08 +02:00
Florent Kermarrec
bc30fc57e7
migen/fhdl: give explicit names to syntax specialization when asic_syntax is used
2015-04-24 12:14:14 +02:00
Florent Kermarrec
61c3efc5f5
migen/test: rename asic_syntax to test_syntax and simplify
2015-04-24 12:00:46 +02:00
Yann Sionneau
b93df693a4
travis: add conda package generation and upload + build doc
2015-04-23 14:15:31 +08:00
Yann Sionneau
7280bdb9d4
Add conda recipe for Migen
2015-04-23 14:15:15 +08:00
Yann Sionneau
2f45d4640b
doc: fix warnings during doc build
2015-04-23 12:34:17 +08:00
Guy Hutchison
e5b170f02d
travis: install verilator
2015-04-22 12:30:03 +08:00
Guy Hutchison
7ec0ecae11
test: add test for asic_syntax
2015-04-22 12:29:07 +08:00
Alain Péteut
6b5969732a
add Travis CI badge
2015-04-22 12:20:46 +08:00
Guy Hutchison
28dde1e38f
fhdl/verilog: add flag to produce ASIC-friendly output
2015-04-21 09:52:14 +08:00
Tim 'mithro' Ansell
b8bbaaef3a
Fixing shadowing of global index function.
...
Fixes the following warnings;
```
cc -Wall -O2 -fPIC -Wall -Wshadow -g -O2 -fstack-protector --param=ssp-buffer-size=4 -Wformat -Wformat-security -I/usr/include/iverilog -c -o ipc.o ipc.c
ipc.c: In function ‘ipc_receive’:
ipc.c:98:17: warning: declaration of ‘index’ shadows a global declaration [-Wshadow]
ipc.c:113:17: warning: declaration of ‘index’ shadows a global declaration [-Wshadow]
```
Fixes https://github.com/m-labs/migen/issues/14
2015-04-21 00:26:07 +08:00
Sebastien Bourdeauducq
f57ee296a9
mibuild/altera: cleanup
2015-04-20 17:17:34 +08:00
Sebastien Bourdeauducq
65eeb33329
Revert "add I/O standard definitions to mibuild/altera"
...
This reverts commit a889b41060
.
2015-04-20 16:22:32 +08:00
Alain Péteut
a889b41060
add I/O standard definitions to mibuild/altera
2015-04-20 10:08:47 +02:00
Alain Péteut
1b050d98ea
add differential in/out support to mibuild/altera
2015-04-20 10:08:26 +02:00
Alain Péteut
fd966d70ba
some PEP8 cosmetic
2015-04-20 10:03:08 +02:00
Florent Kermarrec
15625236c1
platforms/kc705: add PCIe pins
2015-04-17 00:51:16 +02:00
Florent Kermarrec
083d371af4
mibuild: add support for libraries, move .replace("\\", "/") to generic_platform.py and execute it only on Windows machines.
...
We need to support libraries when Migen is used as a wrapper on large VHDL designs using libraries.
2015-04-17 00:11:31 +02:00
Sebastien Bourdeauducq
ae503bc7b9
travis: disable email notification
2015-04-14 23:45:33 +08:00
Sebastien Bourdeauducq
9c8c20341f
travis: add IRC notification
2015-04-14 23:30:52 +08:00
Tim 'mithro' Ansell
9e7dc175a4
Using a newer version of iverilog.
2015-04-14 23:17:13 +08:00
Tim 'mithro' Ansell
c3c5ffb303
Makefile now uses iverilog-vpi
...
From `man iverilog-vpi`;
> iverilog-vpi is a tool to simplify the compilation of VPI modules for use
> with Icarus Verilog. It takes on the command line a list of C or C++ source
> files, and generates as output a linked VPI module.
Fixes https://github.com/m-labs/migen/issues/11
2015-04-14 23:17:13 +08:00
Tim 'mithro' Ansell
34207982bc
Adding .egg-info to the .gitignore
2015-04-14 23:17:13 +08:00
Tim 'mithro' Ansell
903711404e
Adding simple travis-ci build.
...
Fixes https://github.com/m-labs/migen/issues/10
2015-04-14 23:17:13 +08:00
Sebastien Bourdeauducq
9ca3be0f6c
README: add link to online docs
2015-04-14 23:08:21 +08:00
Tim 'mithro' Ansell
e2af9ac9a6
Expanding the install instructions a little.
...
This is based on the discussion at https://github.com/m-labs/misoc/issues/6
2015-04-14 23:03:45 +08:00
Florent Kermarrec
3f15699964
revert fhdl/verilog: avoid reg initialization in printheader when reset is not an int. (sorry merge issue)
2015-04-13 21:47:55 +02:00
Florent Kermarrec
482486706c
mibuild/lattice: adapt diamond to last Migen changes
2015-04-13 21:40:58 +02:00
Florent Kermarrec
d83e170872
global: more pep8
...
we will have to continue the work... volunteers are welcome :)
2015-04-13 21:33:44 +02:00
Florent Kermarrec
89bb90fe2a
global: pep8 (E265)
2015-04-13 21:22:46 +02:00
Florent Kermarrec
f97d7ff44c
global: pep8 (E261, E271)
2015-04-13 21:21:30 +02:00
Florent Kermarrec
5f225c0475
global: pep8 (E225)
2015-04-13 21:11:13 +02:00
Florent Kermarrec
728c15213f
global: pep8 (E222)
2015-04-13 20:55:21 +02:00
Florent Kermarrec
69764f2e22
global: pep8 (E401)
2015-04-13 20:54:19 +02:00
Florent Kermarrec
37ef9b6f3a
global: pep8 (E231)
2015-04-13 20:50:03 +02:00
Florent Kermarrec
1051878f4c
global: pep8 (E302)
2015-04-13 20:45:35 +02:00
Florent Kermarrec
17e5249be0
global: pep8 (replace tabs with spaces)
2015-04-13 20:07:07 +02:00
Florent Kermarrec
a2c17cdcef
Merge branch 'master' of https://github.com/m-labs/migen
2015-04-13 09:37:03 +02:00
Sebastien Bourdeauducq
c6904f9d63
sim: fix to support ConvOutput
2015-04-12 14:06:57 +08:00
Florent Kermarrec
ff23960657
fhdl/verilog: avoid reg initialization in printheader when reset is not an int.
...
We should be able to reset a signal with the value of another one. Without this change it's not possible to do so since synthesis tools do not support initializing a signal from another one.
2015-04-10 17:18:07 +02:00
Guy Hutchison
181aeb4791
Add example of hamming generator and checker instances
...
--089e01294e809a874205133faa19
Content-Type: text/plain; charset=UTF-8
<div dir="ltr"><br></div>
2015-04-10 16:15:55 +08:00
Robert Jordens
5d07072783
strace_tailor: make more generic, cleanup
2015-04-10 11:07:16 +08:00
Sebastien Bourdeauducq
a69741b24e
forgot other cordic files
2015-04-09 12:00:20 +08:00
Sebastien Bourdeauducq
e1702c422c
introduce conversion output object (prevents file IO in FHDL backends)
2015-04-08 20:28:23 +08:00
Sebastien Bourdeauducq
8ce683964a
mibuild/tools/write_to_file: use context manager
2015-04-08 19:41:54 +08:00
Sebastien Bourdeauducq
90c5512b25
genlib: remove cordic (will live in pdq2)
2015-04-08 11:35:53 +08:00
Robert Jordens
25e4d2a2db
decorators: remove deprecated semantics
2015-04-05 18:47:45 +08:00
Robert Jordens
8798ee8d73
decorators: fix stacklevel, export in std
2015-04-05 18:47:45 +08:00