c1e4b3a850
xilinx/clock: Add reset_buf parameter to allow using a buffer to route reset signal.
2023-11-07 13:21:16 +01:00
d0bb837b7c
Merge pull request #1828 from enjoy-digital/verilog_improvements_2
...
Verilog improvements.
2023-11-07 09:03:40 +01:00
657252c573
gen/fhdl/namer: Update copyrights.
2023-11-06 17:55:54 +01:00
5b989bcb0e
gen/fhdl/verilog: Switch Assign/Operator types to IntEnum.
2023-11-06 17:24:03 +01:00
33fd7742c9
interconnect/stream/ClockDomainCrossing: Use DUID for clock_domain id to allow deterministic builds.
2023-11-06 16:49:54 +01:00
ef4235a5d9
gen/fhdl/namer: Use _ for private functions and remove build_namespace.
2023-11-06 16:21:33 +01:00
af508fddc5
gen/fhdl/namer: Improve/Simplify SignalNamespace.get_name method.
2023-11-06 15:54:19 +01:00
9ce29224a1
gen/fhdl/namer: Add all_numbers to HierarchyNode to avoid hasattr use.
2023-11-06 15:36:08 +01:00
3df23a27f5
gen/fhdl/namer: Avoid deep level of nesting on build_signal_name_dict_for_group.
2023-11-06 13:56:25 +01:00
c8a96b8d79
gen/fhdl/namer: Add update method to HierarchyNode to replace update_hierarchy_node.
2023-11-06 13:52:02 +01:00
c0057672d6
gen/fhdl/namer: Split build_signal_name_dict with build_hierarchical_name and update_name_dict_with_group.
2023-11-06 13:43:14 +01:00
0efccae8b4
gen/fhdl/namer: Simplify/Remove some redundancies.
2023-11-06 13:34:23 +01:00
16804acaa8
gen/fhdl/namer: Add update_hierarchy_node function to reduce build_hierarchy_tree complexity.
2023-11-06 13:19:19 +01:00
19a3ab2614
gen/fhdl/namer: Improve class/variable names.
2023-11-06 12:51:37 +01:00
9548259a5c
gen/fhdl/namer: Simplify build_namespace and add comments.
2023-11-06 12:31:48 +01:00
a65d471ed2
gen/fhdl/namer: Simplify _invert_pnd_build_signal_groups/_build_pnd and add comments.
2023-11-06 11:58:29 +01:00
36e47052b2
gen/fhdl/namer: Simplify _invert_pnd/_list_conflicting_signals/_set_use_number/_build_pnd_for_group and add comments.
2023-11-06 11:49:48 +01:00
d28b7a1172
gen/fhdl/namer: Simplify _set_use_name/_build_pnd_from_tree and add comments.
2023-11-06 11:32:52 +01:00
6214aa69af
gen/fhdl/namer: Simplify _build_tree and add comments.
2023-11-06 10:52:44 +01:00
1e805a8789
fhdl/namer: Remove debug and add docstring comments.
2023-11-06 09:38:17 +01:00
6aa22271f9
Merge pull request #1825 from enjoy-digital/verilog_improvements
...
Verilog improvements
2023-11-06 09:11:40 +01:00
2beeca4c95
Merge pull request #1827 from enjoy-digital/video_framebuffer_skip_first_frame
...
cores/video/VideoFramebuffer: Skip first frame on enable to ensure pr…
2023-11-06 09:11:26 +01:00
b0c0669ed3
cores/video/VideoFramebuffer: Skip first frame on enable to ensure proper VTG/DMA synchronization.
2023-11-05 08:18:43 +01:00
f4e68d78ca
cores/video: Fix missing h/vsync connection in SYNC state.
2023-11-04 20:55:56 +01:00
6f431fa2b1
gen/fhdl: Cleanup/Simplify hierarchy generation.
2023-11-03 14:57:48 +01:00
a1704a045e
gen/fhdl/instance: Ident Parameters/IOs on max length of names.
2023-11-03 12:31:14 +01:00
4627e8958f
gen/fhdl/instance: Generate Parameters/Inputs/Outputs/InOuts separators and generate IOs in Input/Output/InOut order.
2023-11-03 12:11:53 +01:00
18c0541e6a
gen/fhdl/instance: Add instance description.
2023-11-03 11:53:32 +01:00
079a0a7b75
gen/fhdl/instance: First cleanup pass.
2023-11-03 11:47:07 +01:00
dee64b346f
gen/fhdl: Integrate Migen's Instance verilog generation to be able to customize it to our needs.
2023-11-03 11:40:16 +01:00
fe19ee464e
gen/fhdl/memory: Rename memory_emit_verilog to _memory_generate_verilog.
2023-11-03 11:29:48 +01:00
e6d950bcb0
gen/fhdl/verilog: Add module hierarchy generation after module definition.
...
Will give a better overview of the generated verilog and will also ease comparing changes/track regressions.
2023-11-03 11:08:40 +01:00
4a1486b1db
gen/fhdl/hierarchy: Add with_colors parameters to allow enabling/disabling colors.
2023-11-03 11:06:41 +01:00
4497569118
gen/context: Rename soc to top.
2023-11-03 11:05:57 +01:00
27c55999c6
gen/common/colorer: Add enable parameter to allow enabling/disabling coloring.
2023-11-03 11:05:09 +01:00
1f200c83f3
build: Minor cleanups on get_verilog calls.
2023-11-03 11:04:31 +01:00
b60bd92533
gen/fhdl/verilog: Rename _print_xy to _generate_xy and cleanup imports.
2023-11-03 10:14:38 +01:00
71ae8fe828
Merge pull request #1824 from trabucayre/add_64_bus_support_v2
...
soc/interconnect/wishbone: InterconnectShared,Crossbar: using master adr_width for Interface constructor
2023-10-31 21:17:31 +01:00
755808e287
soc/interconnect/wishbone: InterconnectShared,Crossbar: using master adr_width for Interface constructor
2023-10-31 11:59:49 +01:00
9b8a5b6385
CHANGES: Update.
2023-10-30 19:40:42 +01:00
8c73afea91
Merge pull request #1823 from trabucayre/cpuNone_config
...
litex/soc/cores/cpu/__init__, litex/soc/integration/soc: modifying CPUNone to adapt data_width and io_regions according to bus data_width/address_width
2023-10-30 18:42:54 +01:00
16133359d6
soc/integration/soc: fix typo at UARTBone call (addr_width -> address_width)
2023-10-30 18:13:46 +01:00
eedebd8adb
litex/soc/cores/cpu/__init__, litex/soc/integration/soc: modifying CPUNone to adapt data_width and io_regions according to bus data_width/address_width
2023-10-30 17:17:16 +01:00
4b9601bdab
Merge pull request #1822 from trabucayre/rework_tools
...
tools: litex_server, litex_client and remote: don't hardcode bus address
2023-10-30 17:13:46 +01:00
a2c39a7bbf
tools: litex_server, litex_client and remote: don't hardcode bus address
2023-10-30 16:20:31 +01:00
5efdbd9c20
Merge pull request #1821 from trabucayre/uartbone_add_width
...
UARTBone addr width
2023-10-30 15:03:37 +01:00
321254cc38
soc/integration/soc: pass bus.address_width to UARTBone constructor
2023-10-30 11:14:30 +01:00
f06ef5205a
soc/cores/uart: adding address_width (default 32bits) to UARTBone constructor
2023-10-30 11:13:40 +01:00
9374196974
soc/cores/uart: allows 64bits in Stream2Wishbone
2023-10-30 11:03:16 +01:00
b5a9106f56
cores/video: Simplify VTG/DMA synchronization and re-synchronize on each end of frame.
2023-10-27 18:09:03 +02:00
Florent Kermarrec
Gwenhael Goavec-Merou