Sebastien Bourdeauducq
|
a39bf8ca7b
|
software/videomixer: support additive blending (enable with SW1, status on LED)
|
2013-05-16 17:44:49 +02:00 |
|
Sebastien Bourdeauducq
|
ac64701e19
|
software/videomixer: better pot calibration
|
2013-05-16 17:43:56 +02:00 |
|
Sebastien Bourdeauducq
|
71cc2db867
|
Add GPIO buttons and LEDs
|
2013-05-16 17:43:20 +02:00 |
|
Sebastien Bourdeauducq
|
581cf5bcb8
|
timer: atomic reads
|
2013-05-13 17:18:30 +02:00 |
|
Sebastien Bourdeauducq
|
9f81afb844
|
software/videomixer: connect crossfade and blackout pots
|
2013-05-13 15:45:28 +02:00 |
|
Sebastien Bourdeauducq
|
32c478af16
|
top: integrate ADC for pots
|
2013-05-13 15:45:06 +02:00 |
|
Sébastien Bourdeauducq
|
6bf6477dbc
|
Merge pull request #1 from fallen/makefile-001
Some Makefile love
|
2013-05-13 00:38:26 -07:00 |
|
Sebastien Bourdeauducq
|
bb73558ccc
|
software/videomixer: framebuffer enable/disable
|
2013-05-12 21:46:16 +02:00 |
|
Sebastien Bourdeauducq
|
534dec62eb
|
First video mixing working (hacky)
|
2013-05-12 15:58:08 +02:00 |
Yann Sionneau
|
301008cd0c
|
Some Makefile love
|
2013-05-12 14:24:18 +02:00 |
|
Sebastien Bourdeauducq
|
e35315bb24
|
cleanup
|
2013-05-11 12:45:30 +02:00 |
|
Sebastien Bourdeauducq
|
8c335d66fd
|
framebuffer: fix alpha blending
|
2013-05-11 09:21:12 +02:00 |
|
Sebastien Bourdeauducq
|
e96b027dee
|
Framebuffer mixing
|
2013-05-10 21:03:55 +02:00 |
|
Sebastien Bourdeauducq
|
3ab83fb693
|
framebuffer: reorganize in preparation for mixer
|
2013-05-09 19:23:22 +02:00 |
|
Sebastien Bourdeauducq
|
6f11ddb079
|
software/dvisampler: periodically reset PLL until locked + recalibrate IO every second
|
2013-05-09 14:11:08 +02:00 |
|
Sebastien Bourdeauducq
|
546aa76aef
|
software/dvimixer: support two channels
|
2013-05-09 13:41:21 +02:00 |
|
Sebastien Bourdeauducq
|
06064d33aa
|
dvisampler/dma: better 8:8:8 -> 10:10:10 conversion
|
2013-05-09 11:27:24 +02:00 |
|
Sebastien Bourdeauducq
|
c6d553e4e4
|
software/videomixer: interrupt-driven video passthrough
|
2013-05-09 10:52:43 +02:00 |
|
Sebastien Bourdeauducq
|
fe87221d2b
|
dvisampler/dma: reverse slot allocation order
|
2013-05-09 10:51:50 +02:00 |
|
Sebastien Bourdeauducq
|
2df4ff0ad9
|
dvisampler/dma: fix interrupt generation
|
2013-05-09 10:51:34 +02:00 |
|
Sebastien Bourdeauducq
|
d685ed21fc
|
dvisampler/dma: bugfixes
|
2013-05-08 22:50:40 +02:00 |
|
Sebastien Bourdeauducq
|
66b4bae7c8
|
top: connect dvisampler DMA IRQs
|
2013-05-08 22:31:42 +02:00 |
|
Sebastien Bourdeauducq
|
b3d87e1c79
|
software/videomixer: use new DMA engine
|
2013-05-08 22:31:18 +02:00 |
|
Sebastien Bourdeauducq
|
29efa85dec
|
dvisampler: new DMA engine (buggy)
|
2013-05-08 22:31:01 +02:00 |
|
Sebastien Bourdeauducq
|
89dbc37ece
|
cif: do not generate write function for CSRStatus
|
2013-05-08 20:58:27 +02:00 |
|
Sebastien Bourdeauducq
|
8e76c960d9
|
timer, uart: EventSourceLevel -> EventSourceProcess
|
2013-05-08 18:11:42 +02:00 |
|
Sebastien Bourdeauducq
|
e2d15b169a
|
dvisampler: mostly working, very basic and slightly buggy DMA
|
2013-05-06 09:58:12 +02:00 |
|
Sebastien Bourdeauducq
|
f82a16f3a3
|
software/videomixer: send to framebuffer
|
2013-05-06 09:56:49 +02:00 |
|
Sebastien Bourdeauducq
|
679d13c99c
|
another attempt at fixing clock routing issues
|
2013-05-06 09:56:10 +02:00 |
|
Sebastien Bourdeauducq
|
784e96bb87
|
build.py: LOC clock generator components to limit breakage of the ISE shitware
|
2013-05-05 23:07:15 +02:00 |
|
Sebastien Bourdeauducq
|
11cbdf0d4f
|
build.py: support single DVI sampler
|
2013-05-05 20:56:58 +02:00 |
|
Sebastien Bourdeauducq
|
d05f3d22e0
|
chansync: bugfix
|
2013-05-05 15:07:57 +02:00 |
|
Sebastien Bourdeauducq
|
9c0d13b615
|
tb: add chansync
|
2013-05-05 15:07:36 +02:00 |
|
Sebastien Bourdeauducq
|
d175e01876
|
dvisampler: connect sync polarity detection
|
2013-05-05 12:58:53 +02:00 |
|
Sebastien Bourdeauducq
|
cb008a061c
|
dvisampler/chansync: fix FIFO width
|
2013-05-05 12:58:24 +02:00 |
|
Sebastien Bourdeauducq
|
ad01dc8a74
|
software/videomixer: use new resdetection regs
|
2013-05-05 11:58:43 +02:00 |
|
Sebastien Bourdeauducq
|
ea20b74ed1
|
dvisampler/resdetection: use DE instead of hsync
|
2013-05-05 11:54:36 +02:00 |
|
Sebastien Bourdeauducq
|
e3e1dcd547
|
dvisampler: add sync polarity detection module (thanks Lars for suggestions)
|
2013-05-05 11:53:38 +02:00 |
|
Sebastien Bourdeauducq
|
71e3bba228
|
dvisampler/decoding: hold C when DE=1
|
2013-05-05 11:51:48 +02:00 |
|
Sebastien Bourdeauducq
|
4259699d78
|
dvisampler: add RawDVISampler
|
2013-05-04 20:40:21 +02:00 |
|
Sebastien Bourdeauducq
|
63073319b0
|
dvisampler/datacapture: swap bit pairs
|
2013-05-04 20:38:50 +02:00 |
|
Sebastien Bourdeauducq
|
53e5c4f59c
|
build: only add UCF constraints for the cores that are present
|
2013-05-02 23:56:09 +02:00 |
|
Sebastien Bourdeauducq
|
26c0261a4e
|
Remove unneeded file
|
2013-05-01 17:13:40 +02:00 |
|
Sebastien Bourdeauducq
|
2e3c2611a6
|
software: put network code in a library
|
2013-05-01 00:12:13 +02:00 |
|
Sebastien Bourdeauducq
|
8222ee7f46
|
framebuffer: use DMA controller from Migen
|
2013-04-30 18:55:35 +02:00 |
|
Sebastien Bourdeauducq
|
43ac5c8471
|
Remove undriven reset signals
|
2013-04-25 20:19:49 +02:00 |
|
Sebastien Bourdeauducq
|
de76faf757
|
Tell the Xilinx crapware that DCM_CLKGEN does not phase align, as some (but not all) of the ISE tools remark.
|
2013-04-25 20:18:45 +02:00 |
|
Sebastien Bourdeauducq
|
4ff1175dcf
|
Use the Migen asynchronous FIFO
|
2013-04-25 19:43:26 +02:00 |
|
Sebastien Bourdeauducq
|
d64b64501a
|
minimac3: move psync
|
2013-04-25 18:36:45 +02:00 |
|
Sebastien Bourdeauducq
|
117b3b8ec7
|
adc: double-register asynchronous inputs
|
2013-04-19 12:32:12 +02:00 |