Werner Almesberger
|
65b807b63f
|
microudp.c: avoid redundant accesses into multi-level structures
|
2013-04-16 19:23:11 +02:00 |
Sebastien Bourdeauducq
|
fdf7f10f54
|
Automatically build CSR access functions
|
2013-03-25 14:42:48 +01:00 |
|
Sebastien Bourdeauducq
|
bb566c9e7c
|
software/bios: change boot order
|
2013-03-21 10:41:56 +01:00 |
|
Sebastien Bourdeauducq
|
2ae504fb9b
|
software/bios: default length 4 for mr command
|
2013-03-13 19:59:39 +01:00 |
|
Sebastien Bourdeauducq
|
5e6505b946
|
bios: print number of memory errors
|
2013-02-24 16:51:03 +01:00 |
|
Sebastien Bourdeauducq
|
07120e3c3e
|
bios: use puts for long string
|
2013-02-17 16:21:25 +01:00 |
|
Sebastien Bourdeauducq
|
8247f3a154
|
bios: add build date to banner
|
2013-02-17 14:29:11 +01:00 |
|
Sebastien Bourdeauducq
|
080dbaa206
|
software: hide and delete .ts files
|
2013-01-10 18:01:42 +01:00 |
|
Sebastien Bourdeauducq
|
7adee988f2
|
software: compile compiler-rt ourselves
|
2013-01-10 17:59:00 +01:00 |
|
Sebastien Bourdeauducq
|
c5c29199be
|
software: run the assembler ourselves to prevent future time wastage due to breakage of our custom Clang toolchain
|
2013-01-10 17:20:31 +01:00 |
|
Sebastien Bourdeauducq
|
dd6eacba62
|
Remove uses of the RE signal on field registers
|
2012-10-09 19:08:37 +02:00 |
|
Sebastien Bourdeauducq
|
5ef8d5f534
|
bios/dataflow: use freeze register
|
2012-08-04 23:39:29 +02:00 |
|
Sebastien Bourdeauducq
|
274a00217e
|
bios: asmiprobe command
Because with reordering architectures come order-dependent intermittent bugs.
|
2012-08-04 16:32:15 +02:00 |
|
Sebastien Bourdeauducq
|
eb751f6e80
|
bios: add command to print df debug info
|
2012-08-03 18:51:39 +02:00 |
|
Sebastien Bourdeauducq
|
20b137fce9
|
software: more flexible compilation target
|
2012-05-31 20:17:33 +02:00 |
|
Sebastien Bourdeauducq
|
3a4408a880
|
software: merge flash.h into mem.h
|
2012-05-31 16:30:30 +02:00 |
|
Sebastien Bourdeauducq
|
8e03ea26d6
|
software/libbase: use compiler-rt
|
2012-05-28 19:41:31 +02:00 |
|
Sebastien Bourdeauducq
|
4dbc938f7c
|
software: more string functions
|
2012-05-25 23:26:43 +02:00 |
|
Sebastien Bourdeauducq
|
22f7d1716e
|
Remove some boilerplate
|
2012-05-24 19:22:27 +02:00 |
|
Sebastien Bourdeauducq
|
473c75898e
|
software: include.mak -> common.mak
|
2012-05-24 19:02:59 +02:00 |
|
Sebastien Bourdeauducq
|
2500e71cb7
|
software: merge libextra into libbase
|
2012-05-24 19:01:47 +02:00 |
|
Sebastien Bourdeauducq
|
f6f42293d1
|
Clock frequency detection
|
2012-05-22 13:23:44 +02:00 |
|
Sebastien Bourdeauducq
|
4d754dbb33
|
bios: serial, network and flash boot support
|
2012-05-21 22:57:12 +02:00 |
|
Sebastien Bourdeauducq
|
275ed9cd9c
|
bios: timer support
|
2012-05-21 22:56:21 +02:00 |
|
Sebastien Bourdeauducq
|
e33399de82
|
bios/ddrinit: use new padding scheme for address register
|
2012-05-21 22:55:45 +02:00 |
|
Sebastien Bourdeauducq
|
c01594f9fd
|
Common interrupt numbers
|
2012-05-21 19:52:41 +02:00 |
|
Sebastien Bourdeauducq
|
79124d822b
|
Identifier
|
2012-05-17 01:41:41 +02:00 |
|
Sebastien Bourdeauducq
|
bb798176fc
|
Common include files
|
2012-05-16 10:20:04 +02:00 |
|
Sebastien Bourdeauducq
|
b6aa40d845
|
bios: automatically enable hardware memory controller and test memory
|
2012-05-15 19:29:26 +02:00 |
|
Sebastien Bourdeauducq
|
7ecfd60368
|
bios: more DDR diagnostic functions
|
2012-05-14 20:07:57 +02:00 |
|
Sebastien Bourdeauducq
|
8d4a42887e
|
ddrphy: working on hardware, simulation a bit messed up
|
2012-02-24 15:44:51 +01:00 |
|
Sebastien Bourdeauducq
|
17b2588321
|
ddrphy: reads OK, write data coming out 1/2 cycle too late
|
2012-02-24 15:05:52 +01:00 |
|
Sebastien Bourdeauducq
|
a363eb4a36
|
ddrphy: partly working
|
2012-02-24 13:54:10 +01:00 |
|
Sebastien Bourdeauducq
|
92ac69bae3
|
dfii: new design
|
2012-02-23 21:21:07 +01:00 |
|
Sebastien Bourdeauducq
|
f35cd4a85b
|
Prepare for new DDR PHY
|
2012-02-19 18:43:42 +01:00 |
|
Sebastien Bourdeauducq
|
1e4e092a55
|
bios: fix function prototypes
|
2012-02-18 21:06:35 +01:00 |
|
Sebastien Bourdeauducq
|
026457a98c
|
Send SDRAM initialization sequence and answer PHY read/write requests. Obstinately refuses to work, unfortunately.
|
2012-02-18 18:12:14 +01:00 |
|
Sebastien Bourdeauducq
|
c38de34a21
|
bios: DDR initialization skeleton
|
2012-02-17 18:47:04 +01:00 |
|
Sebastien Bourdeauducq
|
e5927e265f
|
bios: add flash target using m1nor
|
2012-02-17 18:16:29 +01:00 |
|
Sebastien Bourdeauducq
|
73fce59631
|
software: shell from original BIOS
|
2012-02-07 15:02:44 +01:00 |
|
Sebastien Bourdeauducq
|
ef0667d959
|
software: UART RX demo
|
2012-02-07 14:12:33 +01:00 |
|
Sebastien Bourdeauducq
|
fb22edc06a
|
software: enable -Wmissing-prototypes
|
2012-02-07 13:02:06 +01:00 |
|
Sebastien Bourdeauducq
|
4aaf48afb0
|
software: interrupt driven UART working
|
2012-02-06 23:53:29 +01:00 |
|
Sebastien Bourdeauducq
|
5cde57cb65
|
software: use new UART
|
2012-02-06 17:53:41 +01:00 |
|
Sebastien Bourdeauducq
|
45529d5941
|
BIOS: hello world
|
2012-02-05 20:01:28 +01:00 |