d3aaaf5e6c
cores/spi: fix/simplify loopback
2019-07-13 13:10:27 +02:00
59fda8da93
README: update banner
2019-07-13 13:04:00 +02:00
769d15d433
cores/spi: move CSR control/status to add_control method, add loopback capability and simple xfer loopback test
...
Moving control/status registers to add_control method allow using SPIMaster directly with exposed signals.
Add loopback capability (mostly for simulation, but can be useful on hardware too).
2019-07-13 12:55:19 +02:00
ee8fec10ff
soc/cores: add ECC (Error Correcting Code)
...
Hamming codes with additional parity (SECDED):
- Single Error Correction
- Double Error Detection
2019-07-13 11:44:29 +02:00
7dbddb3a56
platforms/tinyfpga_bx: add serial extension
2019-07-13 11:43:16 +02:00
831a191698
README: add a few links to papers/presentations/tutorials
2019-07-12 20:11:44 +02:00
95796c5b29
Merge pull request #218 from railnova/zynq
...
[fix] Slave interface HP0 clk name
2019-07-12 18:00:03 +02:00
dcf55ad4f3
[fix] Slave interface HP0 clk name
2019-07-12 16:37:23 +02:00
08772fc0c9
Merge pull request #217 from sergachev/master
...
spi: change CSR to CSRStorage
2019-07-12 14:44:53 +02:00
dacec6aa86
spi: change CSR to CSRStorage
2019-07-12 14:12:51 +02:00
be280bed5e
soc_zynq: use zynq fabric reset as sys reset
2019-07-12 09:52:50 +02:00
220f43753b
soc_zynq: add missing axi hp0 clock
2019-07-10 16:51:08 +02:00
9c8c037108
soc_zynq: move axi gp0 clock connection to add_gp0 method
2019-07-10 16:50:06 +02:00
b0192e5f8b
soc_core: use fixed 16MB CSR address space
...
Using too small CSR address space cause a regression on PCIe SoC, this would
need to be understood if we want to reduce CSR address space under 16MB.
2019-07-10 10:39:00 +02:00
68a503174c
soc_sdram: limit main_ram to 512MB for now
...
Otherwise breaks linux-on-litex-vexriscv for targets with 1GB of ram, could
be removed when mem_map will be reworked on linux-on-litex-vexriscv.
2019-07-09 12:14:50 +02:00
ccbf141850
compiler-rt: update to new location, fixes #209
2019-07-08 23:03:23 +02:00
21a5aaa4a6
soc_core: declare csr address size when registering csr, fixes #212
2019-07-08 22:58:07 +02:00
41b6fbde42
soc_cores: fix typos
2019-07-08 22:56:14 +02:00
bff081a818
Merge pull request #214 from gsomlo/gls-alignment-fixup
...
soc_core: additional csr_alignment follow-up fixes
2019-07-08 19:03:28 +02:00
e42f33ede1
soc_core: additional csr_alignment follow-up fixes
...
- Update a few additional places to use DFII_ADDR_SHIFT instead of
a hard-coded 4, which assumed 32-bit alignment.
- Force 64-bit alignment Rocket -- the only supported configuration!
This is a fixup for commit f4770219
2019-07-08 10:15:14 -04:00
f4770219fa
soc_core: add csr_alignment to allow 64-bit alignment with 64-bit CPUs
2019-07-08 10:20:51 +02:00
927b7c13a2
soc/integration: uniformize configuration constants declaration in SoCs (use self.config instead self.add_constant)
2019-07-08 08:57:05 +02:00
96f45bbd87
software/libbase/id: update code (length is now fixed to 256)
2019-07-06 17:18:34 +02:00
282ae96354
cores: add simple PWM (Pulse Width Modulation) module
2019-07-05 19:39:08 +02:00
77e7f9b3c1
core/spi: make cs_n optional (sometimes managed externally)
2019-07-05 19:18:52 +02:00
e726ad80ac
cores/spi_flash: add non-memory mapped S7SPIFlash modules based on SPIMaster (for design were we only want to re-program the bistream)
2019-07-05 19:01:55 +02:00
4c18c991bc
cores: add ICAP core (tested with reconfiguration commands)
2019-07-05 18:30:34 +02:00
6b82f23ce1
cores: add simple and minimal hardware SPI Master with CPOL=0, CPHA=0 and build time configurable data_width and frequency.
2019-07-05 15:50:58 +02:00
ada70e8c52
soc/cores/spi: remove too complicated and does not seem reliable in all cases.
2019-07-05 14:38:09 +02:00
7cd5c0f39b
cores: add bitbang class with minimal hardware for I2C/SPI software bit-banging
2019-07-05 14:26:10 +02:00
d29b841997
cores: remove nor_flash_16 (obsolete, most of the boards are now using SPI flash)
2019-07-05 13:13:31 +02:00
3f6bd266d9
cores/gpio: remove Blinker
2019-07-05 13:09:21 +02:00
359b8fe4bb
Merge pull request #210 from DurandA/master
...
Add verilog submodule from CPU cores to manifest
2019-07-03 17:23:36 -07:00
68eeba9181
Add verilog submodule from CPU cores to manifest
2019-07-04 00:58:26 +02:00
4ee9c53f18
csr: add assert to ensure CSR size < busword (thanks tweakoz)
2019-07-03 13:44:15 +02:00
0116b2b708
soc_core: update default RocketChip mem_map
2019-06-28 23:40:01 +02:00
9d170b0944
soc_core: rearrange default mem_map
2019-06-28 23:27:23 +02:00
05b667bb95
bios/main: fix #ifdefs for fw command
2019-06-28 22:42:02 +02:00
37687579e0
libnet/tftp: fix compilation warning
2019-06-28 22:32:45 +02:00
9f3c8a9b8a
bios/main: fix spiflash compilation warnings
2019-06-28 22:18:24 +02:00
2da59b29e2
soc_sdram: allow main_ram_size > 256MB (limitation no longer exists)
2019-06-28 22:10:25 +02:00
b8d45af5c3
targets: use new prefered way to add wishbone slave
2019-06-28 22:10:20 +02:00
7618b84533
soc_core: use new way to add wisbone slave (now prefered)
2019-06-28 22:10:15 +02:00
740629ba53
soc_core: remove 256MB mem_map limitation
...
mem_map was limited to 8 256MB for simplicity but has become an issue for
complex SoCs. Default mem_map size is still 256MB (retro-compatibility) but
size can now be specified.
2019-06-28 22:10:02 +02:00
b65968c329
soc/core: remove #!/usr/bin/env python3
2019-06-28 21:37:52 +02:00
f49d0fe6c9
Merge pull request #206 from gsomlo/gls-tftp-spinner
...
BIOS: TFTP: ASCII spinner progress indicator (cosmetic)
2019-06-27 17:02:29 +02:00
5a42dbf333
BIOS: TFTP: ASCII spinner progress indicator (cosmetic)
2019-06-27 10:31:33 -04:00
d5177d72ac
Merge pull request #204 from antmicro/write_to_flash
...
fw (flash write) command
2019-06-25 19:10:17 +02:00
cef2369015
core/spi_flash: re-integrate bitbang write support
2019-06-25 19:09:30 +02:00
2ee194b259
bios: add fw (flash write) command
2019-06-25 16:58:12 +02:00
Florent Kermarrec
chmousset
Ilia Sergachev
Gabriel L. Somlo
Tim Ansell
Arnaud Durand
Mateusz Holenko