2174a9219b
efinix: add gpio MIPI_CLKIN to ifacewriter
2021-12-21 12:39:22 +01:00
55268af279
Merge pull request #1129 from gsomlo/gls-json2dts-update
...
clock, mmc updates for json2dts_linux
2021-12-20 21:27:06 +01:00
9e44e856cc
Merge pull request #1137 from trabucayre/zynq_tcl_preset
...
zynq7000: add TCL preset support
2021-12-20 21:25:40 +01:00
58f9bce567
Merge pull request #1135 from fjullien/bios_add_variable_size_mem_write
...
bios: add write size option to cmd mem_write
2021-12-20 21:23:16 +01:00
14e0aeb92a
zynq7000: add TCL preset support
2021-12-20 16:54:18 +01:00
bf52f222af
tools/litex_json2renode: Add more restrictions to memory regions filter
...
Skip regions that have size==0 or if region is included in another region.
Abort script if region overlap on another region.
Signed-off-by: Robert Szczepanski <rszczepanski@antmicro.com>
2021-12-20 13:56:40 +01:00
f4dab5adac
bios: add write size option to cmd mem_write
2021-12-17 20:45:41 +01:00
321b91d551
Merge pull request #1134 from fjullien/efinix_titanium_support
...
Efinix titanium support
2021-12-17 15:55:08 +01:00
ca67ed8c13
efinix: check SLEWRATE property when adding a 'normal' GPIO
2021-12-17 13:52:05 +01:00
df20ea5aa8
efinix: when a GPIO block is added, also add pin properties
2021-12-17 13:52:05 +01:00
df34b3ae6a
efinix: supports for EfinixTristateImpl with nbits > 1
2021-12-17 13:51:56 +01:00
a6ed4c5c09
cores/prbs: Change wrap parameter to with_errors_saturation (opposite) and disable saturation by default.
2021-12-14 09:41:17 +01:00
fda682a4a6
Merge pull request #1132 from smunaut/prbs
...
cores/prbs: Add a 'wrap' option to PRBSRX
2021-12-14 08:17:08 +01:00
477e51849a
cores/prbs: Add a 'wrap' option to PRBSRX
...
If enabled, then the error count wraps around when it
reaches the limit of the 32b counter instead of saturating
to a max value.
Software can then detect the wrap and act accordingly.
Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
2021-12-13 19:46:06 +01:00
e50ff33c6e
test/test_cpu: Disable Minerva test for now.
2021-12-13 16:51:23 +01:00
cec83a5dd8
Merge pull request #1131 from fjullien/efinix_titanium_support
...
Efinix titanium support
2021-12-13 15:44:04 +01:00
40c001d522
check calculated PLL frequencies against user's values
2021-12-13 14:47:57 +01:00
eafee9dac5
efinix: add Titanium PLL support
2021-12-13 14:47:49 +01:00
148d124d03
efinix: get family name from device name
2021-12-13 14:36:54 +01:00
f37188c358
efinix: add more valid IOStandard
2021-12-13 14:34:08 +01:00
12e5443489
efinix: fix efxpt:single_conn parsing
...
Sometimes instance can be this form:
<efxpt:single_conn ... instance="GPIOT_PN_16.lvttl1,...
This patch handle this case
2021-12-13 14:31:34 +01:00
92f5a9f0e6
soc/cores/led/WS2812: Add Bus Mastering capability.
...
Useful on small FPGAs to reduce resource usage: When enabling bus mastering,
the core is able to automatically read led values from the bus and can then
avoid the internal memory. This is particularly useful when reading values
from SPI Flash with a small "Player" core just updating the base address.
2021-12-12 15:18:24 +01:00
649c45e962
Merge pull request #1128 from gregdavill/fatfs-alignment-fix
...
software.fatfs: Align fatfs sector buffers
2021-12-10 21:54:34 +01:00
65a8249f4b
Merge pull request #1130 from whitequark/master
...
litex_setup: nMigen has been renamed to Amaranth HDL
2021-12-10 21:43:04 +01:00
9329d3f092
litex_setup: nMigen has been renamed to Amaranth HDL.
2021-12-10 17:41:30 +00:00
d108d2ad3d
tools/litex_json2dts_linux.py: update mmc node
...
Add `reg-names` property, which facilitates cleaner probing
for the upstream Linux device driver. Also, add a reference
to the LiteX sys_clk, also for the benefit of the upstream
driver, which can't rely on the CPU frequency matching sys_clk.
Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
2021-12-10 11:05:58 -05:00
b4fb3ea981
tools/litex_json2dts_linux.py: update clock specification
...
Remove `bus-frequency` property from `soc` node. Instead,
create a separate `clocks` section containing a node to
represent the LiteX sys_clk, which may be referenced from
other peripherals if needed.
Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
2021-12-10 11:02:35 -05:00
416886c723
software.fatfs: Align fatfs sector buffers
2021-12-10 17:27:26 +10:30
230ba5f7ba
cpu/gowin_emcu: Minor cosmetic cleanups, add copyright.
2021-12-09 16:01:41 +01:00
7286f95f55
Merge pull request #1125 from fjullien/efinix_add_bank_voltage
...
efinix: add io bank voltage configuration
2021-12-09 14:26:33 +01:00
435e16c421
Merge pull request #1126 from sergachev/feature/gowin_emcu
...
Add initial Gowin EMCU support
2021-12-09 14:25:04 +01:00
db83b38a2a
cores/cpu: add initial Gowin EMCU support
2021-12-08 23:51:57 +01:00
18a1d74cf6
soc/interconnect: add basic ahb support
2021-12-08 23:08:45 +01:00
5efb64b80b
efinix: add io bank voltage configuration
2021-12-08 18:04:11 +01:00
9482cbc85d
soc/add_pcie: Expose more DMA parameters.
2021-12-08 08:21:09 +01:00
d3b493d4e8
Merge pull request #1124 from tcal-x/cfu-finalize
...
Defer adding the CFU instance until cpu.do_finalize().
2021-12-07 18:34:09 +01:00
96b3587225
Merge pull request #1123 from LazyDodo/master
...
build/altera: fix rbf generation on windows
2021-12-07 18:33:13 +01:00
85a3b00d1f
Defer adding CFU instance until cpu.do_finalize().
...
Signed-off-by: Tim Callahan <tcal@google.com>
2021-12-07 00:09:59 -08:00
235e55c9af
build/altera: fix rbf generation on windows
...
Testing for a file existing is slightly different
between bash and .bat files which caused the batch
file to error out.
2021-12-06 09:39:19 -07:00
cdaf8af555
Merge pull request #1121 from gregdavill/dram-rank-fix
...
soc.intergration.dram: Use nranks in capacity calc
2021-12-06 10:33:09 +01:00
4679b86314
soc.intergration.dram: Use nranks in capacity calc
...
This ensures that dual ranked memory appears with the correct capacity
2021-12-05 15:34:24 +10:30
d9c44c46ab
cores/clock/gowin_gw1n: Add back GW1NR support.
2021-12-02 18:22:42 +01:00
e6f316d0f4
Merge pull request #1115 from sergachev/master
...
Improve Gowin clock primitive support
2021-12-02 09:13:31 +01:00
b8710e44b8
build/efinix: Fix VHDL support.
2021-12-01 08:32:49 +01:00
c5cd2e55e6
Merge pull request #1116 from lschuermann/dev/sim-remove-ifg-debug
...
litex_sim/xgmii: remove IFG SUFFICIENT debug message
2021-11-30 16:07:49 +01:00
5e851bd09e
Merge pull request #1117 from enjoy-digital/gpio_tristate
...
cores/gpio/GPIOTristate: Allow passing platform resource with subsignals directly.
2021-11-30 16:07:22 +01:00
16a43e983e
cores/gpio/GPIOTristate: Use Record.flatten() instead of Record.raw_bits().
...
Fix verilog syntax error.
2021-11-30 15:48:34 +01:00
9036050364
cores/gpio/GPIOTristate: Allow passing platform resource with subsignals directly.
2021-11-30 15:32:48 +01:00
c18635ad19
litex_sim/xgmii: remove IFG SUFFICIENT debug message
...
Removes a leftover debug message for validating correct XGMII IFG DIC
behavior. Useful for development, but gets annoying quickly while
running the simulation.
Signed-off-by: Leon Schuermann <leon@is.currently.online>
2021-11-30 14:19:12 +01:00
aebef65932
build/generic_platform/add_source: Tranform filename to absolute path earlier to catch duplications when relative/absolute paths are used in design.
2021-11-29 14:17:58 +01:00
Franck Jullien
enjoy-digital
Gwenhael Goavec-Merou
Robert Szczepanski
Sylvain Munaut
whitequark
Gabriel Somlo
Greg Davill
Ilia Sergachev
Tim Callahan
Ray Molenkamp
Andrew Dennison
Leon Schuermann