b6b3ab4f11
cores/spi/spi_bone: Move Clk edges detection and rename signals (rising -> posedge, falling -> negedge).
2022-10-19 11:02:43 +02:00
710a1958a4
cores/spi/spi_bone: Separate SPI IOs handling from Signals.
2022-10-19 10:55:44 +02:00
2a15ab554a
cores/spi/spi_bone: Remove some duplicated code between 2 and 3 wires cases.
2022-10-19 10:53:26 +02:00
eabdc0b7e9
cores/spi/spi_bone: Cosmetic cleanup pass (and remove unreachable ValueErrors).
2022-10-19 10:48:13 +02:00
296fc7add0
cores/spi/spi_bone: Spi -> SPI and rename SpiWishboneBridge to SPIBone.
2022-10-19 10:37:11 +02:00
b6069a4d62
soc/cores/spi/spi_master: Remove SPISlave.
2022-10-18 18:22:33 +02:00
9f52ed1207
soc/cores/spi: Integrate SPIWishboneBridge from https://github.com/xobs/spibone .
...
"The ability to bridge Wishbone is an incredibly powerful one. However, the various bridges can be rather heavy in terms of resource usage. This presents a simple bridge that operates over SPI."
2022-10-18 18:20:50 +02:00
f5c9425e14
soc/cores/spi: Create spi directory and split spi.py in spi_master/spi_slave.
...
__init__.py provide imports compatibility.
2022-10-18 18:16:35 +02:00
f7e05b1953
interconnect/axi: Add 8-bit/16-bit data-widths.
2022-10-18 14:15:08 +02:00
838a30f148
interconnect/stream/Monitor: Add reset/latch control from logic.
...
Useful when multiple Monitors modules needs to be reseted/latched synchronously from user logic.
2022-10-18 09:21:00 +02:00
7bd0311947
interconnect/stream/Monitor: Fix packet support and cleanup.
2022-10-17 18:42:34 +02:00
b990b90c0e
soc/interconnect/stream/Monitor: Add Packets count (with configurable delimiter: first or last).
2022-10-14 20:04:48 +02:00
a03013e427
ci: Bump to ubuntu 20.04.
2022-10-14 18:21:19 +02:00
24cfbd8d67
build/efinity: Update to 2022.1.226.
2022-10-14 10:25:44 +02:00
84db6a0b3a
interconnect/axi: Add AXI version to AXIInterface (default to AXI4) and handle AXI3/AXI4 differences.
...
- Max burst length of 16 in AXI3, 256 in AXI4.
- No WID in AXI4.
2022-10-13 11:04:00 +02:00
a8070051b5
cpu/microwatt: Switch to VHD2VConverter to simplify code.
2022-10-13 09:23:20 +02:00
3e23ad3cff
build/vhd2v_converter: Fix add_sources (to make it similar to platform.add_sources).
2022-10-13 09:12:58 +02:00
808cf1a466
Merge pull request #1460 from enjoy-digital/neorv32_params
...
cpu/neorv32/core: Avoid configure_litex_core_complex by passing param…
2022-10-12 21:18:14 +02:00
74ae18ddaa
cpu/neorv32/core: Avoid configure_litex_core_complex by passing params to new VHD2VConverter.
...
Parameters are passed to Yosys to configure them at the top level before VHDL->Verilog conversion.
2022-10-12 14:47:28 +02:00
efdc9ecef9
build/vhd2v_converter: Always do params -> constants translation.
...
Useful when instance is done in the code but params are just passed to VHD2VConverter.
2022-10-12 14:35:43 +02:00
03a5f16d70
build/vhd2v_converter: Add list of things to check.
2022-10-12 12:07:41 +02:00
00f29a3497
build: Rename VHDLWrapper to VHD2VConverter (more explicit).
2022-10-12 11:57:27 +02:00
848245bf59
build/sim/verilator: Add missing support_mixed_language property.
2022-10-12 11:49:42 +02:00
c700f9d0ef
Merge pull request #1453 from trabucayre/vhdl_wrapper
...
Vhdl wrapper
2022-10-12 11:42:51 +02:00
bf1349bd17
Merge pull request #1458 from antmicro/rowhammer-etherbone-retry
...
Added retransmission logic for EtherBone UDP reads.
2022-10-12 11:27:43 +02:00
ac3699770c
interconnect/stream/ClockDomainCrossing: Expose buffered parameter.
2022-10-06 18:30:02 +02:00
75bf668883
Merge pull request #1450 from tpwrules/improve-intel-pll-calculation
...
soc/cores/clock: improve Intel PLL calculation
2022-10-06 12:06:58 +02:00
b47ebf2ce7
Merge pull request #1449 from tpwrules/fix-quartus-clock-constraints
...
build/altera: fix clock constraints
2022-10-06 11:59:31 +02:00
536e24f715
soc/cores/cpu/neorv32: convert to VHDLWrapper
2022-10-05 14:10:45 +02:00
8eef2cda0d
build/VHDLWrapper: adding a class to factorize VHDL handling
2022-10-05 14:09:06 +02:00
aa17c27eb9
interconnect/axi/axi_stream: Add clock_domain parameters.
...
Useful for wrapping IP and do checks or decide if CDC has to be inserted.
2022-10-05 11:07:34 +02:00
fea73d932e
soc/cores/clock/intel: speed up PLL config computation
...
Caching the list of clock divisors to test speeds up computation by
about a factor of three.
2022-10-01 13:08:16 -05:00
b7ef989963
soc/cores/clock/intel_*: respect PFD input frequency
...
Only use input clock divisors which respect the device limitation for
the phase-frequency detector's input frequency. This avoids errors where
Quartus complains the PLL parameters are invalid and refuses to
implement it.
The supported PFD frequencies in integer mode have been verified against
each family's datasheet. The unsupported-by-LiteX fractional frequency
information is removed for clarity.
As a bonus, this speeds up PLL config computation by several times.
2022-10-01 13:00:24 -05:00
d89d6dfd0a
soc/cores/clock/intel_common: cleanup
2022-10-01 12:28:32 -05:00
d531a07719
build/altera: fix clock constraints
...
This fixes two issues that prevented clock constraints (e.g.
"add_false_path_constraint") from working properly in Quartus.
The first fix passes the "keep" synthesis attribute through to the
generated Verilog in a way Quartus can understand.
The second fix tells Quartus to name PLL clocks according to their net
instead of the physical pin name by passing the "use_net_name" flag to
"derive_pll_clocks" in the .sdc file. Combined with the above, PLL
clocks will now be named according to the kept net.
This fix has been verified on Quartus Prime Lite 20.1.1.720.
2022-09-30 23:33:52 -05:00
3836e8a36c
Merge pull request #1447 from enjoy-digital/naxriscv-merge
...
cpu/naxriscv reduce memory latency on peripheral accesses
2022-09-30 16:21:23 +02:00
43699f2768
interconnect/axi/axi_common: Add missing param signals from connect_to_pads.
2022-09-30 14:36:46 +02:00
c9f669d4ec
Merge branch 'master' into naxriscv-merge
...
# Conflicts:
# litex/soc/cores/cpu/naxriscv/core.py
2022-09-30 13:37:03 +02:00
79392e6eb8
soc/cores/jtag/Efinix: Cosmetic cleanups and rename EFINIX_JTAG to EfinixJTAG.
2022-09-30 13:34:00 +02:00
b5b820b27f
Merge pull request #1446 from enjoy-digital/vexriscv-smp-merge
...
Add Efinix JTAG support, with vexriscv-smp binding function
2022-09-30 13:17:13 +02:00
622a35fd4e
Improve naxriscv peripheral latency
2022-09-30 11:52:14 +02:00
cb0e9c23d3
Add Efinix JTAG support, with vexriscv-smp binding function
2022-09-30 11:48:07 +02:00
af58237203
software/demo: Add comments for Nix specific changes (To ease future maintenance and avoid breaking it).
2022-09-29 17:30:09 +02:00
1fb1cf19e5
Merge pull request #1434 from tpwrules/fix-bare-metal-demo
...
demo: fix minor build issues
2022-09-29 17:20:12 +02:00
c5eaac9c3e
build/xilinx/vivado: Cosmetic cleanup.
2022-09-29 17:16:16 +02:00
28fb3962df
Merge pull request #1444 from cklarhorst/more_vivado_options
...
Vivado: Make directives configurable via argparser
2022-09-29 17:12:44 +02:00
ad8b7da63d
Merge pull request #1442 from trabucayre/video_swap_blue_red
...
soc/cores/video: swap red and blue channel
2022-09-29 17:04:09 +02:00
8ffdc535d1
Vivado: Make directives configurable via argparser + add option to limit vivado threads
2022-09-29 15:42:15 +02:00
dc0a4ea40b
soc/cores/video: swap red and blue channel
2022-09-27 08:07:31 +02:00
c717e4c824
Merge pull request #1440 from cklarhorst/naxriscv
...
Naxriscv: Add two more argparser options for devs
2022-09-26 12:48:47 +02:00
Florent Kermarrec
Sean Cross
Gwenhael Goavec-Merou
Thomas Watson
Dolu1990
Christian Klarhorst