Hardware
/
picorv32
mirror of https://github.com/YosysHQ/picorv32.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
296 Commits 2 Branches 1 Tag 2.8 MiB
Commit Graph

296 Commits

Author SHA1 Message Date
Clifford Wolf 8bfd7c166b Added generic "make check-<solver>" rule 2016-09-03 15:16:24 +02:00
Clifford Wolf d5b7e9e175 Minor bugfix/cleanup (mostly for formal verification) 2016-09-03 14:40:13 +02:00
Clifford Wolf 0906b1b4b4 Merge pull request #18 from wallclimber21/quartus 
./scripts/quartus
 2016-08-31 17:21:23 +02:00
Tom Verbeure 35b0a592e2 Delete unusused file 2016-08-31 07:36:32 -07:00
Clifford Wolf c9519df01b Moved cpuregs read/write to extra always blocks 2016-08-31 11:50:07 +02:00
Tom Verbeure 41918ee265 synth_speed 2016-08-30 23:02:31 -07:00
Tom Verbeure 91deccd3a1 Don't delete non-existing files 2016-08-30 22:56:31 -07:00
Tom Verbeure e7f5d640ca synth_system 2016-08-30 22:54:14 -07:00
Tom Verbeure 209456a6c8 synth_area_large and synth_area_regular 2016-08-30 22:36:06 -07:00
Tom Verbeure 36152a5688 Make synth_area_small work 2016-08-30 22:24:48 -07:00
Tom Verbeure 29e90e4dff Add QUARTUS_BIN prefix 2016-08-30 22:23:50 -07:00
Clifford Wolf 82d837bf96 Be more explicit about single register file write port 2016-08-31 00:08:33 +02:00
Tom Verbeure 413a65e39a Increase countdown by 1 2016-08-30 08:08:10 -07:00
Clifford Wolf 12c218c1b3 Using new yosys write_smt2 cmdline 2016-08-30 14:37:21 +02:00
Clifford Wolf 8710809978 Using new yosys write_smt2 cmdline 2016-08-30 12:44:03 +02:00
Clifford Wolf 6af226a385 Using fast mul in dhrystone benchmark 2016-08-30 11:24:04 +02:00
Tom Verbeure dc9b100814 Dhrystone: Add toolchain prefix to objcopy 2016-08-30 11:20:11 +02:00
Clifford Wolf 2603ca492b Merged picorv32_pcpi_fast_mul changes 2016-08-30 11:16:19 +02:00
Clifford Wolf bfba9b3eb3 Bugfix in picorv32_pcpi_fast_mul 2016-08-30 11:14:46 +02:00
Clifford Wolf b9ed4364d4 Merge branch 'fast_mul_opt' of https://github.com/wallclimber21/picorv32 2016-08-30 11:12:42 +02:00
Clifford Wolf cefe09b8d4 Minor fixes/cleanups in mul reset logic 2016-08-30 11:12:16 +02:00
Tom Verbeure 248560c18d table.txt generation works 2016-08-29 23:22:53 -07:00
Tom Verbeure 71a46afa79 Checkpoint: map, fit 2016-08-29 22:14:39 -07:00
Tom Verbeure c96ed77c4d Make sim_system work 2016-08-29 21:37:29 -07:00
Tom Verbeure 7bf87502aa Clone vivado dir into quartus dir 2016-08-29 21:12:08 -07:00
Tom Verbeure 9201bff2ef Reduce rs1, rs2 from 64 to 33 bits to make life for synthesis tools easier. 2016-08-29 18:00:49 -07:00
John 9d13c05dd2 Merge pull request #1 from cliffordwolf/master 
Move forward to latest official version
 2016-08-29 17:44:00 -07:00
Clifford Wolf a6210c06d4 Added picorv32_pcpi_fast_mul core 2016-08-29 23:38:05 +02:00
Clifford Wolf 517f5ab28b Fixed bug in test firmware IRQ handling 2016-08-29 23:37:17 +02:00
Clifford Wolf 90070736d6 More asserts 2016-08-29 22:44:15 +02:00
Clifford Wolf 28fe45ffe9 Added more asserts to picorv32, more smtbmc examples 2016-08-29 17:23:00 +02:00
Clifford Wolf 72158ba4a5 Some minor cleanups 2016-08-26 23:56:04 +02:00
Clifford Wolf d1d3c3c5e1 Added next gen yosys-smtbmc verification scripts 2016-08-26 23:39:39 +02:00
Clifford Wolf 98d248d2c2 Finalized tracer support 2016-08-26 14:54:27 +02:00
Clifford Wolf 7094e61af7 Added tracer support (under construction) 2016-08-25 14:15:42 +02:00
Clifford Wolf 8043c90a04 Added REGS_INIT_ZERO parameter 2016-08-24 15:20:23 +02:00
Clifford Wolf bec8d6a6b9 Fixed "make check" for new yosys-smtbmc cmdline 2016-08-20 19:18:49 +02:00
Clifford Wolf 3e4fe5811c Some minor README changes 2016-08-20 19:04:30 +02:00
Clifford Wolf 22d73aafed Updated riscv-gnu-toolchain to git rev 7e48594 2016-08-17 01:06:10 +02:00
Clifford Wolf f9da3f2ce8 Minor fixes in scripts/icestorm/ 2016-07-14 09:07:52 +02:00
Clifford Wolf 288a043aca Fixed use-before-declaration problem with VCS 2016-06-09 11:57:23 +02:00
Clifford Wolf b99610fee3 Using newlib libc from riscv-tools in dhrystone benchmark 2016-06-07 17:09:26 +02:00
Clifford Wolf bf062e39ac Added STACKADDR parameter 2016-06-07 17:05:02 +02:00
Clifford Wolf f4bb91b060 RISC-V ISA 2.1 now calls "sbreak" officially "ebreak" 2016-06-06 10:46:52 +02:00
Clifford Wolf 490a734519 Encode in q0 LSB if interrupted instruction is compressed 2016-06-01 12:39:00 +02:00
Clifford Wolf fd18475e23 Do not wait for PCPI core when handling SCALL and SBREAK 2016-06-01 11:57:04 +02:00
Steve Kerrison 38d51a3383 Deassert pcpi_valid upon asserting sbreak IRQ 
This fixes #8
 2016-05-31 19:54:16 +01:00
Clifford Wolf d72b25993c Fixed irq.c instr decoder for compressed isa 2016-05-31 16:57:45 +02:00
Clifford Wolf 30e815d104 Updated riscv-gnu-toolchain version to git rev 13f52d2 (2016-05-31) 2016-05-31 16:21:24 +02:00
Clifford Wolf 614164aabc Added mem timing variations to scripts/csmith/ testbench 2016-05-07 22:13:18 +02:00