ac79cc6fe6
Merge pull request #109 from sebastien-riou/arty
...
missing tcl files for Murax on Arty
2020-01-17 12:07:54 +01:00
badc38d645
Merge remote-tracking branch 'origin/master' into arty
2020-01-17 00:54:19 +01:00
1fb1e358bb
fix makefile clean target
2020-01-17 00:49:35 +01:00
2bcddd333d
forced the commit of missing TCL files
2020-01-17 00:33:02 +01:00
95ec47e5b8
Merge pull request #108 from sebastien-riou/arty
...
Murax on Arty A7-35
2020-01-16 23:21:29 +01:00
97b2838d18
Murax on Digilent Arty A7-35
2020-01-16 21:58:55 +01:00
195318b665
Merge pull request #1 from sebastien-riou/VXIP
...
Murax_xip: better pin names in scala, bootloader without magic word
2020-01-13 22:06:31 +01:00
de9f704de2
better pin names in scala, bootloader without magic word
2020-01-13 21:58:08 +01:00
49f502aef4
Merge branch 'master' of github.com:sebastien-riou/VexRiscv
2020-01-12 19:52:59 +01:00
bfb0b54f9b
readme for XIP on Murax improved
2020-01-12 19:52:27 +01:00
b66de1a3c0
Merge branch 'master' into master
2020-01-12 17:38:16 +01:00
b866dcb07f
XIP on Murax improvements
2020-01-12 16:08:14 +01:00
061ebd1b2c
Fix murax xip bootloader
2020-01-12 13:27:45 +01:00
b290b25f7a
Merge pull request #95 from MarekPikula/patch-1
...
Update index links in README
2019-11-09 15:02:56 +01:00
f6e707a639
Update index links in README
...
Eclipse links in index were incorrect.
2019-11-07 14:47:36 +01:00
8839f8a8e9
Fix DBus AXI bridges from writePending counter deadlock
2019-11-03 16:45:24 +01:00
f2a5134621
Merge remote-tracking branch 'origin/rpls-mul16'
2019-10-23 22:29:35 +02:00
bb9261773b
Fix MulDiveIterative plugin when RSx have hazard in the execute stage
2019-10-23 00:02:08 +02:00
67028cdb48
Add Mul16Plugin to regression tests
...
Fix missing MulSimplePlugin in regressions tests
2019-10-21 12:53:53 +02:00
8091a872f3
Fix muldiv plugin for CPU configs without memory/writeback stages
2019-10-21 12:53:03 +02:00
2d56c6738c
Multiplication Plugin using 16-bit DSPs
2019-10-20 22:24:19 +02:00
ca228a392e
Merge branch 'short-pipeline-fixes'
2019-09-26 10:25:11 +02:00
8d8c301662
Merge branch 'short-pipeline-fixes-xobs' into short-pipeline-fixes
2019-09-23 15:22:27 +02:00
49944643d2
Add regression for data cache without writeback stage, seem to pass tests, including linux ones
2019-09-23 15:20:51 +02:00
bf82829e9e
Data cache can now be used without writeback stage
2019-09-23 15:20:20 +02:00
ace963b542
Hazard on memory stage do not need to know if that's bypassable if the memory stage is the last one
2019-09-21 14:13:28 +02:00
e1795e59d5
Enable RF bypass on MUL DIV with pipeline wihout writeback/memory stages
2019-09-21 13:00:54 +02:00
e8236dfebe
Add MulSimplePlugin regressions
2019-09-21 12:49:46 +02:00
b8b053e706
muldiviterative: fix build for short pipelines
...
Signed-off-by: Sean Cross <sean@xobs.io>
2019-09-20 08:36:01 +08:00
fdc95debef
dbuscached: fix build for short pipelines
...
Signed-off-by: Sean Cross <sean@xobs.io>
2019-09-20 08:35:49 +08:00
0b79c637b6
mulsimpleplugin: fix build for short pipelines
...
Signed-off-by: Sean Cross <sean@xobs.io>
2019-09-20 08:35:23 +08:00
fe385da850
Fix Artix7 FMax, my apologies for that, was due to a bad scripting using Kintex 7 instead
2019-09-16 14:27:41 +02:00
b91df10b21
Merge branch 'master' of github.com:SpinalHDL/VexRiscv into HEAD
2019-07-27 21:27:16 +08:00
b0199297fd
caches: work without writeBack stage
...
In the case of an MMU miss, the data caches will create a retry branch port.
These currently implicitly go into the memory/writeBack stage, however
not all CPUs have this stage.
Place the retry branch port into the correct stage.
Signed-off-by: Sean Cross <sean@xobs.io>
2019-07-27 10:08:53 +08:00
955e70206c
MmuPlugin: fix generation without writeBack stage
...
If there is no writeBack stage, the elaboration step would hit a
NullPointerException when trying to insert into the writeBack stage.
Instead, pull from the most recent stage, which is where MMU access
should reside.
Signed-off-by: Sean Cross <sean@xobs.io>
2019-07-27 10:08:30 +08:00
5f0c7a7faf
Merge pull request #80 from antmicro/fix_litex_target
...
Fix handling LiteX uart and timer.
2019-07-24 19:17:23 +02:00
5085877eed
Fix handling LiteX uart and timer.
2019-07-24 16:09:21 +02:00
6124ec7b14
Merge pull request #79 from antmicro/litex_target
...
Litex target
2019-07-20 02:59:42 +03:00
6a2584b840
Add `litex` target
...
Use configuration from the `csr.h` file
generated dynamically when building a LiteX platform.
2019-07-11 15:56:48 +02:00
39c3f408e5
Create makefile targets
...
Allow to change build target without modifiying the sources.
In order to keep compatibilty `sim` target is built by default.
2019-07-11 15:50:15 +02:00
423355ecbf
Allow to set custom DTB/OS_CALL addresses
...
Setting those from command line during compilation allows
to create a custom setup without the need of modifying the
sources.
2019-07-11 14:09:06 +02:00
28a11976da
Allow to set custom RAM base address for emulator
...
This is needed when loading the emulator to RAM
with an offset.
2019-07-11 14:06:24 +02:00
20cbd4012f
Merge branch 'dev'
2019-06-16 20:50:43 +02:00
1257b056dc
Revert "test only dynamic_target for intensive test"
...
This reverts commit 635ef51f82
2019-06-16 18:24:59 +02:00
12c3ab16ae
Update readme perf
2019-06-16 18:07:04 +02:00
635ef51f82
test only dynamic_target for intensive test
2019-06-16 17:43:07 +02:00
9656604848
rework dynamic_target failure correction
2019-06-16 17:42:39 +02:00
4cf7e5b98f
SpinalHDL 1.3.6
2019-06-16 00:42:59 +02:00
60c9c094a7
Merge remote-tracking branch 'origin/rework_jump_flush' into dev
2019-06-15 18:09:38 +02:00
46e9d5566a
Merge branch 'rework_jump_flush'
2019-06-15 18:05:04 +02:00
Dolu1990
sebastien-riou
Marek Pikuła
Richard Petri
Sean Cross
Mateusz Holenko