Pradeep2004
|
d15f358b44
|
Update Readme
|
2021-04-30 22:35:41 +02:00 |
|
Pradeep2004
|
ff2b7c64a4
|
Debugging Murax SoC without JTAG Adapter
|
2021-04-30 17:46:16 +02:00 |
|
Pradeep2004
|
f10f9246dd
|
Create Readme
Debugging Murax SoC without JTAG adapter
|
2021-04-30 17:45:16 +02:00 |
Dolu1990
|
21d24eb07f
|
Merge pull request #171 from tcal-x/cfu-spec
CFU spec -- update immed data sent in place of RS2.
|
2021-04-03 10:32:55 +02:00 |
Tim Callahan
|
36c896f95b
|
Update CFU immed field to use sext([31:24]) to match spec.
Signed-off-by: Tim Callahan <tcal@google.com>
|
2021-04-02 13:16:53 -07:00 |
|
Dolu1990
|
66f5c3079b
|
CfuPlugin names fixes
|
2021-04-02 12:50:21 -07:00 |
|
Dolu1990
|
75bbb28ef6
|
readme update verlator version
|
2021-03-06 19:49:23 +01:00 |
|
Dolu1990
|
ec507308e7
|
fix cfu gen error
|
2021-03-04 20:29:33 +01:00 |
|
Dolu1990
|
bdc52097b6
|
CFU ensure that CFU_IN_FLIGHT do not produce false positive when the pipeline is stuck
|
2021-03-04 20:15:01 +01:00 |
|
Dolu1990
|
36b3cd9188
|
Merge branch 'dev'
|
2021-02-01 12:19:21 +01:00 |
|
Dolu1990
|
98eaeaabc8
|
fix regression.mk typo
|
2021-01-30 22:34:54 -01:00 |
|
Dolu1990
|
6aa6191240
|
Merge branch 'master' into dev
# Conflicts:
# build.sbt
# src/main/scala/vexriscv/Riscv.scala
# src/main/scala/vexriscv/ip/DataCache.scala
# src/main/scala/vexriscv/plugin/DBusSimplePlugin.scala
# src/main/scala/vexriscv/plugin/MmuPlugin.scala
# src/test/cpp/regression/makefile
# src/test/scala/vexriscv/TestIndividualFeatures.scala
|
2021-01-30 20:30:21 +01:00 |
|
Dolu1990
|
d6e8a5ef22
|
VexRiscvSmpLitex options refractoring
|
2021-01-23 20:16:58 +01:00 |
|
Dolu1990
|
ce143e06f2
|
VexRiscvSmpLitex --in-order-decoder --wishbone-memory added
|
2021-01-23 17:48:34 +01:00 |
|
Dolu1990
|
bcd140fc42
|
Add vexRiscvConfig.withMmu option
|
2021-01-21 13:28:09 +01:00 |
|
Dolu1990
|
50a69d8d4a
|
Merge pull request #163 from lindemer/pmp-warl
Make all PMP registers WARL according to specification
|
2021-01-21 10:50:49 +01:00 |
Samuel Lindemer
|
6c13e6458f
|
Remove registers storing PMP region bounds
|
2021-01-20 14:27:38 +01:00 |
|
Samuel Lindemer
|
828ea96006
|
PMP registers are now WARL
|
2021-01-20 09:27:35 +01:00 |
|
Dolu1990
|
ed68c8cf04
|
Merge pull request #162 from lindemer/paging
Distinguish between page faults from MMU and access faults from PMP
|
2021-01-18 22:18:06 +01:00 |
|
Dolu1990
|
04499c0b76
|
FPU sqrt functional
|
2021-01-14 18:33:24 +01:00 |
|
Dolu1990
|
85dd5dbf8e
|
fpu div functional, sqrt wip
|
2021-01-14 15:56:56 +01:00 |
|
Samuel Lindemer
|
5e6c645461
|
Distinguish between page faults from MMU and access faults from PMP
|
2021-01-14 09:45:38 +01:00 |
|
Dolu1990
|
8761d0d9ee
|
FpuCore can add/mul/fma/store/load
|
2021-01-13 18:28:26 +01:00 |
|
Dolu1990
|
6e0be6e18c
|
Cfu add state index and cfu index
|
2021-01-11 13:44:04 +01:00 |
|
Dolu1990
|
930bdf9dda
|
DataCache increase syncPendingMax to 32 and use a sync queue instead of async one
|
2021-01-04 10:59:21 +01:00 |
|
Dolu1990
|
780ad01ac0
|
Add AES-instruction support
|
2020-12-21 11:52:55 +01:00 |
|
Dolu1990
|
d2855fcfca
|
Merge pull request #147 from lindemer/pmp
Physical Memory Protection (PMP) plugin
|
2020-12-11 15:22:28 +01:00 |
|
Dolu1990
|
c59499ec03
|
typo
|
2020-12-11 14:13:33 +01:00 |
|
Dolu1990
|
eaff52b264
|
Add comments to the AesPlugin
|
2020-12-11 13:51:10 +01:00 |
|
Dolu1990
|
6da09967f8
|
Add comments to the AesPlugin
|
2020-12-11 13:46:55 +01:00 |
|
Samuel Lindemer
|
7d699dcc13
|
Remove PMP from MachineOs test defaults
|
2020-12-10 09:42:27 +01:00 |
|
Samuel Lindemer
|
f2ce2eab00
|
PMP plugin passes regression tests
|
2020-12-07 12:04:45 +01:00 |
|
Samuel Lindemer
|
763eebeeba
|
Add TOR support, tests pass on GenZephyr
|
2020-12-04 17:13:31 +01:00 |
|
Samuel Lindemer
|
5cb5061d9b
|
PMP passes test with GenZephyr, but pipeline flushes have been disabled
|
2020-12-03 17:29:31 +01:00 |
|
Dolu1990
|
9a6931a54c
|
CfuPlugin improve writeback buffering
|
2020-12-03 16:21:52 +01:00 |
|
Samuel Lindemer
|
987de8fb6a
|
Lock PMP address registers in golden model
|
2020-12-02 14:18:17 +01:00 |
|
Samuel Lindemer
|
14c39a0070
|
Merge remote-tracking branch 'upstream/master' into pmp
|
2020-12-02 14:08:32 +01:00 |
|
Samuel Lindemer
|
872aa19d83
|
Add PMP to golden model
|
2020-12-02 12:27:26 +01:00 |
|
Samuel Lindemer
|
d5b1a8f565
|
Add PMP test to regression suite
|
2020-12-01 18:38:06 +01:00 |
|
Dolu1990
|
45ff78d068
|
VexRiscvSmpClusterGen.dBusCmdMasterPipe option added
|
2020-12-01 13:51:10 +01:00 |
|
Samuel Lindemer
|
c5023ad973
|
Add PMP regression test
|
2020-12-01 09:10:24 +01:00 |
|
Dolu1990
|
1b65a9e523
|
remove libts-dev from readme
|
2020-11-30 16:11:00 +01:00 |
|
Samuel Lindemer
|
2d0ebf1ef5
|
Flush pipeline after PMP CSR writes
|
2020-11-25 15:38:34 +01:00 |
|
Dolu1990
|
e0ae46e794
|
Fix Csr ReadWrite interration with DBusCachedPlugin execute halt
# Conflicts:
# src/main/scala/vexriscv/plugin/CsrPlugin.scala
|
2020-11-18 14:43:24 +01:00 |
|
Dolu1990
|
832218dbec
|
DBusCachedPlugin increase pendingMax to 64 to hide memory latency when saving a full context
|
2020-11-16 12:38:29 +01:00 |
|
Dolu1990
|
ba523c627a
|
Fix Csr ReadWrite interration with DBusCachedPlugin execute halt
|
2020-11-16 12:37:48 +01:00 |
|
Dolu1990
|
dae633aa7d
|
Merge pull request #150 from banahogg/patch-1
Update GCC prebuild instructions for sifive.com reorg
|
2020-11-15 11:25:50 +01:00 |
banahogg
|
d1691e9478
|
Update GCC prebuild instructions for sifive.com reorg
|
2020-11-14 17:31:50 -08:00 |
|
Dolu1990
|
c1b0869c21
|
AesPlugin is now little endian
|
2020-11-12 15:07:27 +01:00 |
|
Dolu1990
|
1b2a2ebaca
|
DBusCachedPlugin miss decoded aquire fix
|
2020-11-12 15:07:07 +01:00 |