Commit Graph

9083 Commits

Author SHA1 Message Date
gatecat 3ae3d66c80 cva6_wrapper: Fix reset logic
Without this, reset was never being asserted which caused problems on
hardware (probably because the CPU started running while the rest of the
SoC had reset asserted...)

Signed-off-by: gatecat <gatecat@ds0.me>
2023-03-14 13:03:20 +01:00
Florent Kermarrec d6db2be6b6 software/liblitedram: Halve seed_array (Calibration was too long on US(+) devices) and fix write latency calibration presentation when SDRAM_DELAY_PER_DQ is not set. 2023-03-14 12:09:10 +01:00
Lasse Dalegaard fe714f8fe7 litex_term: improve connection setup 2023-03-14 10:48:19 +01:00
Florent Kermarrec 38282effd4 soc/cores/bitbang: Cosmetic cleanups. 2023-03-14 09:51:56 +01:00
Florent Kermarrec c2c8504bec soc/cores/bitbang: Revert 1256ca3767. 2023-03-14 09:42:51 +01:00
enjoy-digital 341850939e
Merge pull request #1643 from jeremyherbert/bitbang-docs
add docstrings to bitbang
2023-03-14 09:36:38 +01:00
Jeremy Herbert 1256ca3767 small doc fixes, add type hints and PEP8 whitespace 2023-03-14 12:04:06 +10:00
enjoy-digital 9e08d96cb2
Merge pull request #1647 from te-johan/efinix_spi_mode
build/efinix: add option use active or passive spi mode.
2023-03-13 21:17:02 +01:00
enjoy-digital c2ea83db38
Merge pull request #1646 from Icenowy/gw2ar
soc/cores/clock/gowin_gw2a: enable GW2AR support
2023-03-13 21:12:00 +01:00
Johan Carlsson 60557b9e27 build/efinix: add option use active or passive spi mode. 2023-03-13 15:53:57 +01:00
Icenowy Zheng b05c306908 soc/cores/clock/gowin_gw2a: enable GW2AR support
Gowin GW2AR is just GW2A with co-packaged external RAM.

Enable using GW2APLL for GW2AR.

Signed-off-by: Icenowy Zheng <uwu@icenowy.me>
2023-03-13 16:46:31 +08:00
Jeremy Herbert c64c89c652 add docstrings to bitbang 2023-03-11 13:41:10 +10:00
Florent Kermarrec 67e8d77421 tools/litex_sim: Update Video Framebuffer. 2023-03-10 13:33:55 +01:00
Florent Kermarrec 7bd98cf5d9 tools/litex_json2dts_linux: Fix intc0 regression.
Introduced when disabling lintc0 generation on Rocket.
2023-03-10 09:34:00 +01:00
gatecat a31df7616f cva6: Fix SRAM compile on FPGA
Signed-off-by: gatecat <gatecat@ds0.me>
2023-03-09 12:20:37 +01:00
gatecat d137416739 cva6: Adding missing common_cells sources
Signed-off-by: gatecat <gatecat@ds0.me>
2023-03-09 11:49:07 +01:00
gatecat d90f8809b4 cva6: Improving JTAG debug support
Signed-off-by: gatecat <gatecat@ds0.me>
2023-03-09 11:49:07 +01:00
gatecat 6a73e4c5fb CVA6: Adding RV32 support
Signed-off-by: gatecat <gatecat@ds0.me>
2023-03-09 11:49:07 +01:00
enjoy-digital fb1cd22ac2
Merge pull request #1638 from gatecat/jtagremote_fix
jtagremote: Add to Makefile and fix build
2023-03-08 18:47:52 +01:00
Florent Kermarrec c2325983d5 litex_sim/video: Cleanup and directly reuse VideoGenericPHY. 2023-03-08 18:45:52 +01:00
gatecat a5d85518c9 jtagremote: Add to Makefile and fix build
Signed-off-by: gatecat <gatecat@ds0.me>
2023-03-08 13:06:16 +01:00
enjoy-digital c8dcc39957
Merge pull request #1632 from jorislee/master
soc/cores/cpu/vexriscv_smp/core.py: fix variants for external incoming values and remove default timer0 and uart in standard mode.
2023-03-06 09:03:55 +01:00
enjoy-digital 847fac0a81
Merge pull request #1631 from trabucayre/fix_get_extension
add a proxy method to access bitstream extension
2023-03-06 09:03:25 +01:00
Joris Lee 5c644aeabc
fix/VexRiscvSMP_Standard_mode_update
Fix: VexRiscvSMP core variant defaults to incoming values and removes default timer0 and uart in standard mode.
2023-03-06 14:17:12 +08:00
Gwenhael Goavec-Merou c40963531c build/generic_platform build/xxx/platform soc/integration/builder:
generic_platform add a method to return extension for sram/flash
vendor platform: bitstream_ext -> _bitstream_ext and replace by a dict
when extension depends on mode
builder: use `get_bitstream_extension` instead of directly using
bitstream_ext
2023-03-04 11:36:29 +01:00
Gwenhael Goavec-Merou 1ea94ca264 build/anlogic/platform: fix extension format fs -> bit 2023-03-04 11:25:46 +01:00
enjoy-digital 2d9c880cf2
Merge pull request #1629 from trabucayre/fix_efinix_ifacewriter
build/efinix/efinity: delays iface.py execution after project xml was written
2023-03-02 09:14:08 +01:00
Gwenhael Goavec-Merou b28598289e build/efinix/efinity: delays iface.py execution after project xml was written 2023-03-02 08:42:59 +01:00
Florent Kermarrec ea2171d32b tools/litex_sim: Fix --with-etherbone --with-ethernet case (thanks @g2gps). 2023-03-01 14:49:08 +01:00
Florent Kermarrec b5fe30d694 build/xilinx/platform: Add XilinxUS/USPPlatform. 2023-03-01 09:36:56 +01:00
enjoy-digital 90cf730b6a
Merge pull request #1625 from AEW2015/master
Added US pritmives for Artix+
2023-02-28 22:10:37 +01:00
AEW2015 7da9199ea5 Added US pritmives for Artix+ 2023-02-28 13:20:26 -07:00
Florent Kermarrec 2f5481dbb9 gen/common: Add Unsigned/Signed Signal wrappers. 2023-02-28 10:17:16 +01:00
enjoy-digital 6ac8e9ec1f
Merge pull request #1616 from shenki/reinstate-cpu-tests
test: Reinstate microwatt and neorv32
2023-02-28 09:19:01 +01:00
Florent Kermarrec 2b6fcf0b90 README/sponsors: Update. 2023-02-27 11:19:21 +01:00
Florent Kermarrec 4207c37288 README/sponsors: Update. 2023-02-27 11:04:23 +01:00
Florent Kermarrec 991198ec2e tools/litex_json2dts_linux: Only generate lintc0 for rocket for now. 2023-02-27 09:13:45 +01:00
Joel Stanley 3922359ba1 test: Reinstate microwatt and neorv32
They appear to be passing CI again.

Signed-off-by: Joel Stanley <joel@jms.id.au>
2023-02-27 17:46:41 +10:30
enjoy-digital 93632465a0
Merge pull request #1540 from sensille/soc_odd_regions
soc: allow regions that are not a power of 2
2023-02-24 10:30:47 +01:00
enjoy-digital 2abb419bee
Merge branch 'master' into soc_odd_regions 2023-02-24 10:30:34 +01:00
Florent Kermarrec 50822c080f cores/gpio: Move self.ev.finalize after for loop. 2023-02-24 08:37:23 +01:00
enjoy-digital 8d3c03da08
Merge pull request #1613 from adamhlt/master
Fix GPIO IRQ CSR generation
2023-02-24 08:36:18 +01:00
Adam Henault ce087640ed
Fix GPIO IRQ CSR generation 2023-02-23 17:08:08 +01:00
Florent Kermarrec aef23c001a README: Add first list of sponsors/partners. 2023-02-22 19:50:52 +01:00
Florent Kermarrec 51326b93a5 cpu/vexriscv: Fix missing add_soc_component update. 2023-02-21 10:37:09 +01:00
Florent Kermarrec 45b9636902 integration/soc: Avoid soc_region_cls workaround and update CPUs. 2023-02-21 09:43:17 +01:00
Florent Kermarrec c1ee154340 global: Move Open definition to gen/common and use it. 2023-02-21 09:10:15 +01:00
Florent Kermarrec 653b74fe98 gen/fhdl/module: Fix typo. 2023-02-21 08:26:21 +01:00
Florent Kermarrec 22b61c39ca cpu/rocket: Fix arch (thanks @gsomlo). 2023-02-20 19:28:23 +01:00
Florent Kermarrec 2274addd8f cpu/rocket: Check/Fix opensbi region (thanks to @gsomlo). 2023-02-20 15:44:23 +01:00