Sebastien Bourdeauducq
|
370bab1190
|
pytholite/compiler: cleanup print statements
|
2012-11-10 15:10:57 +01:00 |
|
Sebastien Bourdeauducq
|
39c7dc7d63
|
pytholite/compiler: support for loops (iterating on lists only)
|
2012-11-10 15:02:55 +01:00 |
|
Sebastien Bourdeauducq
|
93db3edd00
|
pytholite/compiler: support while loops
|
2012-11-10 14:37:33 +01:00 |
|
Sebastien Bourdeauducq
|
a901ef46ab
|
Revert "pytholite/compiler: SymbolStack"
This reverts commit f57da497b2.
|
2012-11-10 12:09:45 +01:00 |
|
Sebastien Bourdeauducq
|
f57da497b2
|
pytholite/compiler: SymbolStack
|
2012-11-09 23:02:16 +01:00 |
|
Sebastien Bourdeauducq
|
5750c7c07e
|
pytholite/compiler: improve naming of selection signals
|
2012-11-09 20:19:22 +01:00 |
|
Sebastien Bourdeauducq
|
4921a34616
|
pytholite/compiler: fix handling of constants
|
2012-11-09 20:17:57 +01:00 |
|
Sebastien Bourdeauducq
|
26cf1b8840
|
fhdl: make constants hashable
|
2012-11-09 20:17:43 +01:00 |
|
Sebastien Bourdeauducq
|
c1b8492b61
|
pytholite/compiler: go to next state
|
2012-11-09 20:12:15 +01:00 |
|
Sebastien Bourdeauducq
|
e1075a962c
|
pytholite/compiler: support if statements
|
2012-11-09 19:37:52 +01:00 |
|
Sebastien Bourdeauducq
|
92ff5095da
|
pytholite/compiler: support comparisons in expressions
|
2012-11-09 18:41:32 +01:00 |
|
Sebastien Bourdeauducq
|
a645e0b24e
|
pytholite/compiler: create FSM
|
2012-11-09 17:37:42 +01:00 |
|
Sebastien Bourdeauducq
|
7744655ef2
|
fhdl/visit: add missing self
|
2012-11-09 17:37:24 +01:00 |
|
Sebastien Bourdeauducq
|
13af0ce556
|
fhdl: visit module (untested)
|
2012-11-09 16:00:11 +01:00 |
|
Sebastien Bourdeauducq
|
9c182c47d1
|
pytholith: add register muxes
|
2012-11-08 21:49:20 +01:00 |
|
Sebastien Bourdeauducq
|
18758d87f6
|
pytholite: do not use ast.NodeVisitor
|
2012-11-06 13:52:19 +01:00 |
|
Sebastien Bourdeauducq
|
56d4cdeb48
|
fhdl/structure: make all values hashable
|
2012-11-06 13:51:51 +01:00 |
|
Sebastien Bourdeauducq
|
3042f047fe
|
pytholite: visit AST and list registers
|
2012-10-31 15:59:12 +01:00 |
|
Sebastien Bourdeauducq
|
b171b3b3c2
|
pytholite: transformable elements
|
2012-10-29 18:13:03 +01:00 |
|
Sebastien Bourdeauducq
|
31cdb02eff
|
bank/description: regprefix
|
2012-10-15 21:21:59 +02:00 |
|
Sebastien Bourdeauducq
|
7a1a781f49
|
actorlib/spi: typo
|
2012-10-15 21:21:42 +02:00 |
|
Sebastien Bourdeauducq
|
daee4fb58c
|
transform/unroll_sync: autodetect in/out
|
2012-10-15 20:32:07 +02:00 |
|
Sebastien Bourdeauducq
|
fecab5518b
|
transform/unroll_sync: support generator function
|
2012-10-15 19:42:30 +02:00 |
|
Sebastien Bourdeauducq
|
9efc581bee
|
transform/unroll: support empty dictionaries
|
2012-10-12 21:54:48 +02:00 |
|
Sebastien Bourdeauducq
|
eacba52fba
|
transform/unroll: support for variables
|
2012-10-12 19:54:03 +02:00 |
|
Sebastien Bourdeauducq
|
e5fc9cc675
|
transform: unroll
|
2012-10-12 13:16:39 +02:00 |
|
Sebastien Bourdeauducq
|
ced98d7bee
|
framebuffer: use new SingleGenerator
|
2012-10-09 21:11:26 +02:00 |
|
Sebastien Bourdeauducq
|
d329d40fe9
|
actorlib/spi: SingleGenerator
|
2012-10-09 21:11:15 +02:00 |
|
Sebastien Bourdeauducq
|
dd6eacba62
|
Remove uses of the RE signal on field registers
|
2012-10-09 19:08:37 +02:00 |
|
Sebastien Bourdeauducq
|
c473718a12
|
actorlib/spi/collector: atomic update for write_count
|
2012-10-09 19:08:09 +02:00 |
|
Sebastien Bourdeauducq
|
85081793cf
|
bank: remove RE signal for field registers
|
2012-10-09 19:07:53 +02:00 |
|
Sebastien Bourdeauducq
|
e410973352
|
bank: support for atomic writes
|
2012-10-08 18:43:18 +02:00 |
|
Sebastien Bourdeauducq
|
24877f271b
|
actorlib/spi: fix memory port we/wd
|
2012-10-04 20:10:24 +02:00 |
|
Sebastien Bourdeauducq
|
035870703f
|
flow/actorlib: Simple Processor Interface (WIP)
|
2012-10-04 18:22:22 +02:00 |
|
Sebastien Bourdeauducq
|
8101b68965
|
fhdl: fix instance get_io
|
2012-09-28 18:02:03 +02:00 |
Florent Kermarrec
|
f96a28fc32
|
start MigLa Doc
|
2012-09-26 23:05:38 +02:00 |
|
Sebastien Bourdeauducq
|
c273866b08
|
fhdl: support expressions in instance ports
|
2012-09-22 20:51:10 +02:00 |
|
Sebastien Bourdeauducq
|
2fc9cae88a
|
fhdl: support inverted clock ports in instances
|
2012-09-22 20:50:49 +02:00 |
|
Florent Kermarrec
|
6aeb69b329
|
update schematics
|
2012-09-18 23:09:21 +02:00 |
|
Florent Kermarrec
|
7b7ef4f8dc
|
update doc
|
2012-09-18 16:21:32 +02:00 |
|
Florent Kermarrec
|
4864e08b88
|
add Setup.py / .gitignore
start documentation
|
2012-09-18 00:22:52 +02:00 |
|
Florent Kermarrec
|
b5980a90cc
|
add test_MigLa_1 example : csr access analyzing
|
2012-09-17 20:15:35 +02:00 |
|
Florent Kermarrec
|
0be7704a85
|
-add mask on Term
|
2012-09-17 18:37:23 +02:00 |
|
Florent Kermarrec
|
62bede5eef
|
improve truthtable tool
|
2012-09-17 17:27:50 +02:00 |
|
Florent Kermarrec
|
eba6a2c764
|
new MigLa Class, simplify & clean up
|
2012-09-17 17:00:47 +02:00 |
|
Florent Kermarrec
|
dbc208395d
|
use of new migen clock_domains convention
|
2012-09-17 15:27:37 +02:00 |
|
Florent Kermarrec
|
a7658cdc6c
|
update README
|
2012-09-16 11:51:03 +02:00 |
|
Florent Kermarrec
|
d97a640b53
|
add ramp / square / sinus signal generation in examples
|
2012-09-16 11:49:16 +02:00 |
|
Florent Kermarrec
|
5e84b12980
|
simplify recorder
|
2012-09-16 11:48:32 +02:00 |
|
Florent Kermarrec
|
d21099f764
|
examples/de1 : add ramp / square mode
|
2012-09-15 22:29:50 +02:00 |