Sebastien Bourdeauducq
|
4164fb4ac9
|
bus/csr: configurable data width
|
2012-08-26 21:19:34 +02:00 |
Florent Kermarrec
|
a99a902fef
|
add vcd generator
|
2012-08-26 20:56:56 +02:00 |
|
Florent Kermarrec
|
97cca81e0c
|
tb_TriggerCsr.py : use truth table generator for Sum Lut
|
2012-08-26 15:44:43 +02:00 |
|
Florent Kermarrec
|
68750445cd
|
add truth table generator
|
2012-08-26 15:15:44 +02:00 |
|
Florent Kermarrec
|
bf7864104a
|
tb_spi2Csr: Add clk_ratio
tb_spi2Csr: Add Read
spi2Csr : fixs
|
2012-08-26 13:03:11 +02:00 |
|
Florent Kermarrec
|
2e54001fc1
|
- fix Spi2Csr mistakes
|
2012-08-25 23:29:23 +02:00 |
|
Florent Kermarrec
|
b5a44f2e98
|
add sim: tb_Spi2Csr.py (skeleton, WIP)
|
2012-08-25 21:53:06 +02:00 |
|
Florent Kermarrec
|
d14ffb9146
|
add sim: tb_TriggerCsr.py
|
2012-08-25 18:46:58 +02:00 |
|
Florent Kermarrec
|
a7d85af25b
|
use ram for Sum
|
2012-08-24 00:16:00 +02:00 |
|
Florent Kermarrec
|
f4cac2c102
|
Add simulation skeleton
Remove SRLC16E, will be replaced by distributed ram
|
2012-08-22 23:59:00 +02:00 |
|
Florent Kermarrec
|
7dd51b3d92
|
new library spi2Csr (skeleton)
|
2012-08-13 01:02:38 +02:00 |
|
Florent Kermarrec
|
f586b13d4b
|
add register interface to Trigger
|
2012-08-12 21:17:17 +02:00 |
|
Florent Kermarrec
|
051e8ac570
|
simplify EdgeDetector
|
2012-08-12 19:42:25 +02:00 |
|
Florent Kermarrec
|
09bcfb0fa5
|
fix masks on EdgeDetector
|
2012-08-12 19:39:26 +02:00 |
|
Florent Kermarrec
|
68c451148a
|
add Trigger
|
2012-08-12 19:30:27 +02:00 |
|
Sebastien Bourdeauducq
|
9aa5ceb6d9
|
doc: ASMI reader
|
2012-08-12 18:04:29 +02:00 |
|
Sebastien Bourdeauducq
|
dc241639fd
|
doc: IntSequence
|
2012-08-12 17:55:29 +02:00 |
|
Florent Kermarrec
|
449466d5b7
|
rename Recorder --> Storage
add Recorder
|
2012-08-12 17:31:15 +02:00 |
|
Florent Kermarrec
|
18452c8193
|
add simple Sequencer
|
2012-08-12 16:04:52 +02:00 |
|
Florent Kermarrec
|
d22101eaa1
|
add Readme
|
2012-08-12 14:41:17 +02:00 |
|
Florent Kermarrec
|
db2d3418c3
|
add Readme
|
2012-08-12 14:38:49 +02:00 |
|
Florent Kermarrec
|
dbb363f039
|
- init Repo
|
2012-08-12 14:21:30 +02:00 |
|
Sebastien Bourdeauducq
|
dad4a91793
|
doc: framebuffer example
|
2012-08-08 17:30:18 +02:00 |
|
Sebastien Bourdeauducq
|
166e03d5f0
|
doc: arrays
|
2012-08-06 19:12:33 +02:00 |
|
Sebastien Bourdeauducq
|
42d5e850fe
|
framebuffer: disable debugger by default
|
2012-08-05 01:11:37 +02:00 |
|
Sebastien Bourdeauducq
|
5bf19c155f
|
sim: ensure clean IPC shutdown
|
2012-08-05 00:16:11 +02:00 |
|
Sebastien Bourdeauducq
|
47c341ecdf
|
flow/isd: add freeze register
|
2012-08-04 23:39:52 +02:00 |
|
Sebastien Bourdeauducq
|
5ef8d5f534
|
bios/dataflow: use freeze register
|
2012-08-04 23:39:29 +02:00 |
|
Sebastien Bourdeauducq
|
a5d6ced181
|
asmicon: fix and simplify refresh grant logic
|
2012-08-04 22:59:21 +02:00 |
|
Sebastien Bourdeauducq
|
ea4c214790
|
asmicon/bankmachine: respect SDRAM write-to-precharge specification
|
2012-08-04 22:49:43 +02:00 |
|
Sebastien Bourdeauducq
|
1451cad710
|
asmicon/multiplexer: correct read-to-write delay to prevent conflicts on the tag bus
|
2012-08-04 17:38:42 +02:00 |
|
Sebastien Bourdeauducq
|
274a00217e
|
bios: asmiprobe command
Because with reordering architectures come order-dependent intermittent bugs.
|
2012-08-04 16:32:15 +02:00 |
|
Sebastien Bourdeauducq
|
855eec776d
|
Add ASMIprobe core
|
2012-08-04 16:31:24 +02:00 |
|
Sebastien Bourdeauducq
|
6807dba8bc
|
asmicon/bankmachine/selector: fix round-robin CE
|
2012-08-03 22:33:52 +02:00 |
|
Sebastien Bourdeauducq
|
df2b653c67
|
asmicon/bankmachine: do not insert buffer when using _SimpleSelector
|
2012-08-03 22:11:16 +02:00 |
|
Sebastien Bourdeauducq
|
6078a4e6d0
|
tb/selector: use _SimpleSelector
|
2012-08-03 22:10:04 +02:00 |
|
Sebastien Bourdeauducq
|
5bbdab1fd6
|
tb/asmicon: concurrent reads and writes
|
2012-08-03 22:09:23 +02:00 |
|
Sebastien Bourdeauducq
|
bf8f387324
|
asmicon: bring full_selector param to top-level
|
2012-08-03 21:23:54 +02:00 |
|
Sebastien Bourdeauducq
|
eb751f6e80
|
bios: add command to print df debug info
|
2012-08-03 18:51:39 +02:00 |
|
Sebastien Bourdeauducq
|
0642f0ca94
|
framebuffer: support df debugger
|
2012-08-03 18:51:18 +02:00 |
|
Sebastien Bourdeauducq
|
6de517f59c
|
flow/network: remove print
|
2012-08-03 18:50:57 +02:00 |
|
Sebastien Bourdeauducq
|
25cb25a8ae
|
flow/network: option to add debugger
|
2012-08-03 18:49:35 +02:00 |
|
Sebastien Bourdeauducq
|
fd0e281dfc
|
flow: in-system debugger module
|
2012-08-03 18:49:04 +02:00 |
|
Sebastien Bourdeauducq
|
adacdadd58
|
flow/hooks/DFGHook: add iterator on hooks
|
2012-08-03 18:48:35 +02:00 |
|
Sebastien Bourdeauducq
|
37fe6d64c3
|
flow: EndpointHook -> EndpointSimHook
|
2012-08-03 12:58:41 +02:00 |
|
Sebastien Bourdeauducq
|
30f1e77c18
|
corelogic/ReorderBuffer: do not touch empty count when issuing and reading at the same time
|
2012-07-13 20:21:04 +02:00 |
|
Sebastien Bourdeauducq
|
6073f68b69
|
asmicon: simple selector option
|
2012-07-13 19:25:38 +02:00 |
|
Sebastien Bourdeauducq
|
768a3a826a
|
x.bv.width -> len(x)
|
2012-07-13 18:33:03 +02:00 |
|
Sebastien Bourdeauducq
|
8de192dfbd
|
x.bv.width -> len(x)
|
2012-07-13 18:32:54 +02:00 |
|
Sebastien Bourdeauducq
|
9cdc88eadf
|
fhdl: len() for Constant
|
2012-07-13 18:16:50 +02:00 |